Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

DESIGN AND ANALYSIS OF CASCADED MULTILEVEL INVERTER TOPOLOGY

WONG , CHUN WEI (2019) DESIGN AND ANALYSIS OF CASCADED MULTILEVEL INVERTER TOPOLOGY. IRC, Universiti Teknologi PETRONAS. (Submitted)

[img] PDF
Restricted to Registered users only

Download (5Mb)

Abstract

Inverter is an important tool to convert DC circuit to AC circuit. It is very widely used in the industry especially in powering up motors. The conventional H-bridge multilevel inverter requires high number of voltage sources to operate. In this thesis, an improved cascaded H-bridge multilevel inverter is proposed. The conventional H- bridge multilevel inverter is modified by using ternary number system on ratio-based voltage sources to produce multilevel inverter to reduce the number of voltage sources. Its advantages are reduced switching components, reduced voltage sources, reduced size, reduced cost and easier to implement. The limitations are the demand for higher speed and power of microprocessor and the necessity to regulation of voltage sources at certain values. The topologies and control techniques of multilevel inverters are studied. minimizing the switching components, the voltage sources to reduce the cost and complexity. Several topologies are discussed in this thesis and a comparison between the proposed topology is compared with the conventional cascaded H-bridge multilevel inverter topology. Simulations are performed to analyse and compare the performance between three multilevel inverter topologies of a 7, 9, 11 level multilevel inverter. The analyses on the performance of the three topologies are based on the fundamental voltage, output voltage waveform, output current waveform and total harmonic distortion (THD) from both the simulation and experimental setup results.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Design
Subject: UNSPECIFIED
Divisions: Engineering > Electrical and Electronic
Depositing User: Ahmad Suhairi Mohamed Lazim
Date Deposited: 20 Dec 2019 16:14
Last Modified: 20 Dec 2019 16:14
URI: http://utpedia.utp.edu.my/id/eprint/20101

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...