COOLING STORAGE FOR VEHICLES USING THERMOELECTRIC COOLER

.

By

Farhad Bin Mohd Azmi

FINAL PROJECT REPORT

Submitted to the Electrical & Electronics Engineering Programme in Partial Fulfilment of the requirements for the Degree Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

> Universiti Teknologi Petronas Bandar Seri Iskandar 31750 Tronoh Perak Darul Ridzuan

© Copyright 2008 by Farhad Bin Mohd Azmi 2008

CERTIFICATION OF APPROVAL

Cooling Storage for Vehicles Using Thermoelectric Cooler

by

Farhad bin Mohd Azmi

A project dissertation submitted to the Electrical and Electronics Engineering Programme Universiti Teknologi PETRONAS in partial fulfilment of the requirement for the BACHELOR OF ENGINEERING (Hons) (ELECTRICAL AND ELECTRONICS ENGINEERING)

Approved by,

Some (Pn Salina Mohmad)

UNIVERSITI TEKNOLOGI PETRONAS

TRONOH, PERAK

June 2008

CERTIFICATION OF ORIGINALITY

This is to certify that I am responsible for the work submitted in this project, that the original work is my own except as specified in the references and acknowledgements, and that the original work contained herein have not been undertaken or done by unspecified sources or persons.

FARHAD BIN MOHD AZMI

ABSTRACT

The thermoelectric known as peltier uses the theory of peltier effect to produce heat difference from an electrical voltage. Peltier is a semiconductor which consists of two ceramic plates with p- and n-type semiconductor material (bismuth telluride) between the plates. The project also uses a 28/40 - Pin 8-bit microcontroller (PIC16F877) to control the voltage controller and the LCD screen to display the temperature. Experiment conducted on the peltier shows that the surface temperature of the peltier can reach a temperature of $14.4^{\circ}C$ by applying 8 volt to the peltier. After 500 seconds, the temperature can reach a low temperature of $10.6^{\circ}C$. By implementing basic heat transfer theory which includes conduction heat, convection heat and radiation heat to insulate the heat; a working prototype was built. The inner box temperature dropped from $26^{\circ}C$ to $13^{\circ}C$. Although the LCD screen displays a temperature of $13^{\circ}C$ from the reading of the temperature sensor (LM335DZ), it is important to take into consideration that the efficiency of the temperature sensor is very low (15.8%) and the error rate is considerably high (16.3%).

ACKNOWLEDGEMENTS

First of all, I would like thank the Al-mighty, Allah S.W.T. for giving me the strength, patience and guidance during my final year project. My deepest gratitude goes to my final year project supervisor Mrs Salina Mohmad for guiding me and giving me valuable advises through out this course

Thank you to all the Universiti Teknologi Petronas lecturers for their support. A special thank you goes to the lab technicians for sharing their wisdom and giving me guidance during the program.

Last but not least, I would like to thank all my fellow friends especially who are always willing to assist me in any ways and supporting each other through all the rough bumps throughout the program.

I also would like to express my thanks to my family who always give me their full support and understanding, and also for their belief in me. Their support has been a guiding beacon for me during the final year project.

TABLE OF CONTENTS

CERTIFICATION	OF A	PPRO	VAL.	•	•	•	•	•	•	i
CERTIFICATION	OF OF	RIGINA	LITY	٠	•	•	•	•	•	ii
ABSTRACT .	•	٠	•	•	•	•	•	•	•	iii
ACKNOWLEDGEN	AENT	•	•	•	•	•	•	•	•	iv
LIST OF FIGURES	•	•	٠	•	•	•	•	•	•	vii
LIST OF TABLES	•	•	•	•	•	•	•	•	•	viii
CHAPTER 1:	INTE	RODUC	TION	•	•	•	•	•	•	1
	1.1	Backg	ground o	f study	•	•	•	•	•	1
	1.2	Probl	em State	ment	•	•	•	•	•	1
	1.3	Objec	tive and	Scope	of Study	y.	•	•	•	2
CHAPTER 2:	LITE	RATU	RE REV	VIEW A	AND TI	EHORY	Y	•	•	3
	2.1	Seebe	ck Effect	t.	•	•	•	•	•	3
	2.2	Peltie	r Effect	•	•	•	•	•	•	5
	2.3	Heat T	ransfer	Basics	•	•	•	•	•	5
		2.3.1	Condu	ction He	eat	•		•	•	6
		2.3.2	Convec	ction He	eat	•	•	•	•	7
		2.3.3	Radiati	on Hea	t	٠	•	•	•	7
	2.4	Therma	il Paramo	eters	•	•	•	•	•	8
CHAPTER 3:	MET	HODO	LOGY	•	•	•	•	•	•	10
	3.1 Sj	pecifica	tion of tl	he Mult	ipurpos	e Cooli	ng Stora	age	•	11
	3.2 H	eat Trai	nsfer Ap	plicatio	n.	•	•	•	•	12

	3.3 (Circuit Diagram	•	•	•	•	•	•	14
	3.4 I	low of the C pro	ogrammi	ing for f	the micr	ocontro	oller	•	18
	3.5 I	Hardware Tools /	' Softwa	re	•	•	•	•	19
	3.6 0	Cooling Storage	Design	•	•	•	•	•	21
CHAPTER 4:	RES	ULTS AND DI	SCUSS]	IONS	•	•	•	٠	25
	4.1	Experiments or	Therm	oelectri	c Coole	r.	•	•	25
		4.1.1 Applied	l voltage	and the	e Surfac	e Temp	erature	of th	e
		Peltie	r.	•	•	•	•	•	26
		4.1.2 Time ar	nd the Su	urface T	empera	ture (A	pplied V	Volta	ge
		8V)	٠	•	•	•	•	•	28
		4.1.3 Efficien	cy of th	e tempe	erature s	ensor	٠	•	30
		4.1.4 Experin	nent Dis	cussion	s.	•	•	•	31
	4.2	Heat Transfer (Calculati	on for t	he Cold	l Side o	f the Pe	ltier	32
	4.3	Heat Transfer (Calculati	ion for l	Hot Side	e of the	Peltier	•	32
	4.4	Final Results	•	•	•	•		•	33
CHAPTER 5:	CO	NCLUSION AN	D REC	OMMI	ENDAT	ION.	•	•	35
REFERENCES	•	• •	•	•	•	•	•	•	36
APPENDIX A:	CP	ROGRAMMIN	G.	•	٠	•	•	•	37
APPENDIX B:	HE	AT TRANSFEI	R CALO	CULAT	ION.	•	•	•	42
APPENDIX C:	DA '	FA SHEET	•	•	•	•	•	•	48

LIST OF FIGURES

Figure 1: Seebeck effect	•	•	•	•	•	•	•	•	4
Figure 2: Seebeck effect	•	•	•	•	•	•	•	•	4
Figure 3: Peltier effect	•	•	•	•	•	•	•	•	5
Figure 4: Flow Chart .	•	•	•	•	•	•	•		10
Figure 5: Heat flow	•	•	٠	•	•	•		•	12
Figure 6: Application of hea	t transf	er.	•	•	•	•	•	•	13
Figure 7: Circuit Diagram	•	•	•	•	•	•	•	•	16
Figure 8: Flow Diagram of	the C Pr	ogramr	ning.	•	•	•	•	•	18
Figure 9: Surface Schematic	: Diagra	m of th	e Cooli	ng Sto	rage.	•	•	•	21
Figure 10: Drawing of the b	OX	•	•	-	•	•	•	•	21
Figure 11: Front view of the	coolin	g box	•	•	•	•	•	•	23
Figure 12: Circuit box (from	t view)	of the c	ooling	box.	•		•	٠	23
Figure 13: Side view of the	cooling	box	٠	•	•	•	•	•	24
Figure 14: Bird's eye view	of the co	ooling t	юх	•	•	•	•	•	24
Figure 15: Surface temperat	ure of p	eltier v	s time	•	•	•		•	27
Figure 16: Surface temperat	ure of p	eltier v	s voltag	e (app	lied vol	tage 8V	<i>n</i>).	•	29
Figure 17 Temperature (°C)	vs Tim	e (seco	nds) for	softw	are sens	sor and	tempera	ature	
sensor (LM35DZ) .	•	•	•	•	•	•	•	•	31
Figure 18: Temperature of t	he inne	r box (°	C) vers	us time	e (minu	te).	•	•	34
Figure 19: LCD screen disp	lays 13°	°C	•	•	•	•	•	•	34
Figure 20: Heat Conduction	through	h Insula	tion	•	•	•	•	•	43
Figure 21: Performance Cu	rve (Δ Τ	' vs. Vo	ltage)	•	•	•	•	•	46

LIST OF TABLES

Table 1: List of Components	•	•	•	•	•	•	•	•	17
Table 2: List of Software	•	•	•	•	•	•	•	•	19
Table 3: List of Hardware	•	•	•	•	•	•	•	•	19
Table 4: List of Tools .	•	•	•	•	•	•	•	•	20
Table 5: Components of the C	Cooling	Storage	.	•	•	•	•	•	22
Table 6: Time and surface ten	nperatu	re	٠	•	•	•	•	•	26
Table 7: Voltage and Surface	Tempe	rature (.	Applied	l Voltag	ge 8V)	•	•	٠	28
Table 8: Efficiency and Error	Rate	•	•	•	•	•	•	•	30
Table 9: Temperature of the in	nner bo	x with 1	respect	to time	•	•	•	•	33

CHAPTER 1 INTRODUCTION

The objective of this program is to fulfill Universiti Teknologi Petronas' requirement. All students are required to undertake a final year project which is a design and/or research based project. The author have chosen to research on thermoelectric cooler and design as well as fabricate a working model of a multipurpose cooling storage for vehicles using thermoelectric cooler.

1.1 Background of Study

In 1834, French physicist Jean Peltier discovered that when electrical current is sent through a circuit made of conducting materials that heat is absorbed at one junction and given up at the other. This is also known as the Peltier Effect.

1.2 Problem Statement

Most of present's vehicle does not have the facilities to store items in a cool environment. It's very rare for a vehicle to include a cooling storage except luxurious vehicles. By inventing a cooling storage for vehicles, users can use it for many purposes. For users who travel long distances can now store foods and beverages to prevent it from expiring. The cooling storage can maintain the foods and beverages freshness longer compared to exposing it to normal ambient air. The cooling storage can also be used for medical purposes especially in the medical industries. Some vaccines are required to be kept in a cool environment (approximately 12°C). The cooling storage can be used to store these vaccines in ambulance or even a normal vehicle without compromising the vaccines. Some rural areas do not have proper medical facilities and they depend on near-by small towns to provide them vaccines. By creating this cooling storage, clinics and hospitals can transport these vaccines to rural areas.

The cooling storage can also be used for 4-wheel vehicles on a jungle expedition. User can store foods, beverages and even vaccines too. The box can also be portable by using an external power supply. This can be very useful during camping or long expedition on foot. The military service can also use the box to supply foods/beverages and vaccines during war.

1.3 Objective and Scope of Study

The objectives of this final year project are as follows:

- i. To study on the thermoelectric cooler this includes Seedbeck effect and Peltier effect
- ii. To study on basic heat transfer theory
- iii. To implement both the Peltier effect and basic heat transfer theory to create a working prototype

The scope of the study includes semiconductors and heat transfer theory.

CHAPTER 2 LITERATURE REVIEW AND THEORY

There are 2 main engineering concepts that are involved in this project which are the peltier effect and heat transfer. The author has divided into two separate parts for better understanding.

2.1 Seebeck Effect

To understand the Peltier effect, the author did a research on Seebeck effect which is closely related to Peltier effect. The Peltier effect is actually the reversals of the Seebeck effect. The Seebeck effect is define as the conversion of temperature differences into electricity [1].

For better understand on Seebeck effect, imagine a gas placed in a temperature gradient box, there one side is hot and the other is cold. Basic physic theory proves that the gas molecule at the hot side moves faster compared to the cold side. The hot molecules are distributed further compared to the cold molecules. This will cause more cold molecules to be at the cold side which causes higher density of cold molecules. The hot molecules will diffuse to the cold side due to lower density of hot molecules at the cold side and vice versa for the cold molecules.



Figure 1: Seebeck effect [5]

In a thermoelectric cooler, the same concept applies with the charge carriers. The charge carriers will diffuse in a conductor with a temperature gradient. Due to lower density of hot carriers on the cold end of the conductor, the hot carrier diffuses from the hot end to the cold end [2]. Meanwhile, the cold carrier will diffuse to the hot end of the conductor due to lower density of cold carrier at the hot end. The moving charge carriers are also known as electricity current.



Figure 2: Seebeck effect [5]

If the free charges are positive (p-type), positive charge will build up on the cold end which causes a positive potential. Similarly, negative free charges (n-type) produce a negative potential at the cold end. If the n-type and p-type material are electrically connected with a load across cold end, the voltage produced by the Seebeck effect will cause current to flow and generate power [3].

2.2 Peltier Effect

Basically Peltier effect is the opposite of the Seebeck effect. Unlike the Seebeck effect where the heat flow drive the charge flow, the Peltier effect uses an external electrical potential to drive the heat carrying charges which forces heat to flow from one end to the other [3]. When electrons flow from a high density to a low density, the junction expands and cool.



Figure 3: Peltier effect [5]

2.3 Heat Transfer Basics

Heat flows from a hot or warm medium to a cold medium in three ways:

- i. By radiation from a warm surface to a cooler surface through an air space
- ii. By conduction through solid or fluid materials
- iii. By convection, which involves the physical movement of air

2.3.1 Conduction Heat

Conductive heat transfer occurs when energy exchange takes place by direct impact of molecules moving from a high temperature region to a low temperature region [4]. Conductive heat loading on a system may occur through insulation, mounting screws, etc., which form a thermal path from the device being cooled to the heat sink or ambient environment.

Heat transfer by conduction is governed by the fundamental equation described by Fourier's law:

(*Rate of heat flow*) =
$$k \times (Area) \times (Temperature Gradient)$$
 (2.1)

The factor k is called the thermal conductivity and is a characteristic of the material through which heat is flowing, and it varies with temperature and the degree of compaction or density.

The fundamental equation which describes conductive loading is:

$$Q \ cond = \frac{kA\Delta T}{L} \tag{2.2}$$

Where Q cond is the conductive heat load (W), k is the thermal conductivity of the material (W/m °C), A is the cross-sectional area of the material (m²), L is the length of the heat path (m) and ΔT is the temperature difference across the heat path (°C) (usually ambient or heat sink temperature minus cold side temperature)

The equation for heat conduction through insulation is given as:

$$Q \text{ insulation} = \frac{\Delta T}{(\Delta xc/KcA) + (\Delta xd/KdA)}$$
(2.3)

Where Q insulation is the conductive heat load (W), k is the thermal conductivity of the material (W/m °C), A is the cross-sectional area of the material (m²), Δx is the

thickness of the insulation layer and ΔT is the temperature difference across the heat path (°C) (usually ambient or heat sink temperature minus cold side temperature)

2.3.2 Convection Heat

For fluids (gases and liquids), heat can be transported by mass motion - the molecules themselves move [4]. Natural convection occurs due to the expansion of fluid in contact with a hot body. The reduced density causes it to rise under the influence of gravity. Forced convection occurs when the motion of the fluid is maintained by some external agency such as a fan or pump.

Heat transfer due to convection can be defined such that:

$$Q \operatorname{conv} = h A \left(Tair - Tc \right)$$
(2.4)

Where A is the area of the body and $\triangle T$ the temperature difference between body and fluid.

However h depends on many factors such as shape and orientation of surface; density, viscosity, specific heat and thermal conductivity of fluid; whether fluid flow are stream-lined or turbulent. For a given body and fluid, Newton's Law of Cooling applies the rate of heat loss is proportional to the temperature difference $\triangle T$, provided $\triangle T$ is small and forced convection applies

2.3.3 Radiation Heat

When two objects at different temperatures come within proximity of each other, heat is exchanged [4]. This occurs through electromagnetic radiation emitted from one object and absorbed by the other. The hot object will experience a net heat loss and the cold object a net heat gain as a result of the temperature difference. This is called thermal radiation. Radiation heat loads are usually considered insignificant when the system is operated in a gaseous environment since the other passive heat loads are typically much greater in magnitude. Radiation loading is usually significant in systems with small active loads and large temperature differences, especially when operating in a vacuum environment.

The fundamental equation for radiation loading is:

$$Qrad = F e s A \left(Tamb^4 - Tc^4 \right)$$
(2.5)

Where *Q* rad is the radiation heat load (W), *F* is the shape factor (worst case value = 1), *e* is the emissivity (worst case value = 1), *s* is the Stefan-Boltzmann constant (5.667 X 10-8W/m²K⁴), *A* is the area of cooled surface (m²), *Tamb* is the ambient temperature (K), and *Tc* is the cold temperature object (K)

2.4 Thermal Parameters

To design the Multipurpose Cooling Storage, there are three parameters that have to be taken into account which are:

- a. Hot surface temperature (T_h)
- b. Cold surface temperature (T_c)
- c. Load to be absorbed at the cold surface (Q_c)

The hot side is where heat is released. A heat sink is attached to the hot side. The hot side temperature can be found by:

$$Th = Tamb + (\Theta)(Qh)$$
(2.6)

Where Th is the hot side temperature (°C), Tamb is the ambient temperature (°C), and θ is the electrical input power to the thermoelectric (watts)

$$Qh = Qc + Pin \tag{2.7}$$

Where *Qh* is the heat released to the hot side of the thermoelectric (watts), *Qc* is the heat absorbed from the cold side (watts), and *Pin* is the electrical input power to the thermoelectric (watts)

The heat sink is very crucial during the designing stage. The theory temperature may need to be colder than the desired temperature because the cold side of the peltier is not in direct contact with the object instead the enclosure is required to be cooled.

The temperature difference across the thermoelectric relates to $T_{h}\,\text{and}\,T_{c}$

۰.

$$\Delta T = Th - Tc \tag{2.8}$$

CHAPTER 3 METHODOLOGY

Figure 4 shows the flow of the project. It is divided into FYP 1 and FYP 2. FYP 1 is focused on research where else FYP 2 is focused on fabrication and testing of the cooling storage.



Figure 4: Flow Chart

3.1 Specification of the Multipurpose Cooling Storage

Followings are some of the specification of the cooling storage:

- i. Uses a thermoelectric cooler known as peltier which does not have any mechanical parts (this is an advantage compared to a normal refrigerator system)
- ii. Will be able to fit in several cans/bottles of beverages, foods and even compartment for vaccines
- iii. The cooling storage uses the power supply from the vehicle
- iv. The cooling storage contains one/two fan/s to dissipate the heat produced from the thermoelectric cooler
- v. The inner box contains a heat insulator to prevent the cool air to dissipate out of the box
- vi. The cooling storage contains a LCD screen that will display the temperature of the inner box
- vii. It contains a temperature sensor to detect the inner box temperature
- viii. A microcontroller is required to display the temperature on the LCD screen
- ix. The box contains a rechargeable external power supply so that it can be portable
- x. The vehicle's battery can be used to recharge the external power supply

3.2 Heat Transfer Application

Figure 5 shows the principles of heat transfer are essential in removing the unwanted heat from inside the box. The box consists of two layers of insulation. Heat being transferred from ambient into the box is calculated from the equation of heat conduction as stated above. Heat from inside the box being transferred to the cold side of the peltier is calculated by using force convection in laminar condition. Thermoelectric device (peltier) is working as the heat pump draining the heat from inside of the box (cold surface) to the (hot surface) side of the peltier by applying principles of conduction. The heat from the hot side of the peltier is transferred to the fins by conduction and the heat from the fin being discharge by force convection from fan.



Figure 5: Heat flow

Figure 6 explains the application of basic heat transfer for this particular project. It shows that conduction heat occurs through the layers of insulator. The heat inside the box is transferred through natural convection heat. Radiation heat occurs at the peltier but it could be neglected due its small power produced. Conduction heat occurs between the hot side of the peltier and the fin and it is discharged by the fan trough forced convection.



Figure 6: Application of heat transfer

3.3 Circuit Diagram

For this particular project, the Cooling Storage for Vehicles will be using a car battery as the power supply which is rated at 12V. Figure 7 shows the circuit diagram. Listed below are the important electrical components to be used in the project

i. 5V voltage regulator (LM7805)

The 5 volt voltage regulator is needed to drop down the 12 volt to 5 volt. The maximum voltage of the microcontroller is only 5 volt. A heat sink is required to remove the of the voltage regulator. Please refer to Appendix C for data sheet.

ii. 8V voltage regulator (LM7808)

The maximum voltage of peltier is 12V. But applying 12V for the peltier may cause the peltier to malfunction. So only 8V will be used to obtain the required temperature of the peltier. An 8V voltage regulator is used to drop the 12V from the power supply to 8V. Please refer to Appendix C for data sheet.

iii. Temperature sensor (LM35DZ)

The temperature sensor is used to read the temperature inside the box. It is programmed with the PIC16F877 microcontroller and the reading of the temperature is displayed on the LCD screen. The temperature sensor reads the temperature and gives an output in voltage. Different values of voltage represent different temperature values. For example, a temperature of 25°C gives a reading of 0.25V to the microcontroller which is programmed to display 'TEMP: 25°C'. Please refer to Appendix C for data sheet.

iv. PIC 16F877 microcontroller

The microcontroller is used to read the temperature of the inside the box. A LCD screen is connected to the microcontroller to display the temperature. All the components connected to the microcontroller is programmed using C language. The programming code is available at appendix. A 4MHZ crystal oscillator is connected for the clocking of the microcontroller. Please refer to Appendix C for data sheet.

v. 12V fan

The 12 volt fan is used to dissipate the heat from the heat sink. It is combined together and the hot surface of the thermoelectric cooler is attached to the heat sink.

vi. Thermoelectric Cooler (peltier)

The thermoelectric cooler is being used as the main cooling system. It is being used because it is light, easy to use, no mechanical parts and cheaper to a normal refrigerator system. The temperature of the cooling side can reach up to 4°C meanwhile the hot side can reach a temperature of 50°C. A heat sink is required to dissipate the heat of the hot side to maintain the temperature of the cool side. Please refer to Appendix C for data sheet.



Figure 7: Circuit Diagram

Table 1 shows the list of components that are used in the project.

	COMPONENTS	MODEL	QUANTITY
1	5 Volt Voltage Regulator	LM7805	1
2	8 Volt Voltage Regulator	LM7808	1
3	12 Volt Voltage Regulator	LM7812	2
4	Temperature Sensor	LM35DZ	1
5	Microcontroller	PIC16F877	1
6	12 Volt Fan	D08T-12PH S	2
7	Peltier	DT3-2.5	2
8	1 kΩ Resistor	-	1
9	10kΩ Resistor	-	1
10	100Ω Resistor	-	1
11	LED	-	1
12	47µF 16V Capacitor	-	8
13	LCD Screen	HD47780U	1
14	4MHz Crystal Oscillator		1

Table 1: List of Components

٠

.

3.4 Flow of the C programming for the microcontroller

The purpose of the C programming for the microcontroller is display the temperature inside the box. The program is divided into 3 functions which are:

- i. The main function
- ii. Char conv_0() return the first digit of the temperature
- iii. Char conv_10 return the second digit of the temperature

The C language programming can be found in appendix.



3.5 Hardware Tools / Software

Table 2 and table 3 show the list of software and hardware respectively that are used in the project.

	SOFTWARE	ALTERNATIVE	JUSTIFICATION
1	PSPICE	-Electronic Work Bench (EWB) - Multisim	To design and simulate the circuit, easy to get the software and can be trusted
2	CCS Compiler – Microchip PIC C Programming Software	MATLAB	Programming is needed so that the controller will do according to the specification
3	AutoCAD	Hand Drawing	Design the entire cooling box

Table 3: List of Hardware

	HARDWARE	ALTERNATIVE	JUSTIFICATION
1	Peltier	Chemical reaction	Main component for cooling system which is easy to handle compare to chemical reaction
2	Microcontroller	Controller	Microcontroller is more suitable because the design circuit must be small
3	Printed Circuit Board (PCB)	Bread Board	PCB is small to be fitted in the box for portable uses but the bread board is larger and need special care
4	Temperature Sensor		To get the box temperature so that the microcontroller can take action if the box exceed the box temperature specifications

Table 4 shows the lost of tools that are used in this project.

	TOOLS	ALTERNATIVE	JUSTIFICATION
1	Lathe and Milling Machine	Drill and Cutting Device	Drill and cutting device are more suitable for small project (produce metal workpiece), but less accurate
2	Soldering	Adhesive	Depend on temperature, usage and components, whether to use soldering or adhesive to stick the components/hardware together
3	Grinding Machine	-	

Table 4: List of Tools

3.6 Cooling Storage Design

Figure 9 and figure 10 shows the proposed schematic diagram of cooling storage and the drawing of the box respectively. The box is designed to be heat insulated to maintain its cool temperature of 12°C. Table 7 summarizes the material that is used to fabricate this project.



Figure 9: Schematic Diagram of the Cooling Storage



Figure 10: Drawing of the box

Table 5 shows the components that are incorporated in the multipurpose

cooling storage and its function.

Components	Function
Peltier	A thermoelectric cooler used as the main cooling system. It is placed at both end of the cooling storage so that it can cool the inner box faster.
Perspex	It is a very good heat insulator because it has a very high melting point. Since one side of the peltier is very hot, the Perspex is being used to hold the peliter to the fin.
Polystyrene	It acts as an insulator to keep the box cool. It is cheap and easy to handle. It prevents heat from the outer box to enter the inner box
Aluminum	It is a good heat conductor. It is placed around the inner box to increase the cooling area surface
Fin	The fins are contacted with the peltier to dissipate the heat of the hot side of the peltier
Fan	It is used to dissipate the heat of the fin which is contacted with the hot side of the peltier. It is also used to increase the force convection.
Frame	It is assembled to hold the fin and fan together
Temperature Sensor	It is used to detect the temperature of the inner box

Table 5: Components of the Cooling Storage

Figure 11 – figure 14 shows the conceptual design of the multipurpose cooling storage. It still incorporates the same components as the proposed design discussed earlier. Also included are the dimensions.



Figure 11: Front view of the cooling box



Figure 12: Circuit box (front view) of the cooling box



Figure 13: Side view of the cooling box



Figure 14: Bird's eye view of the cooling box

CHAPTER 4 RESULTS AND DISCUSSIONS

4.1 Experiments on Thermoelectric Cooler

An experiment was conducted to obtain the surface temperature of the peltier. The experiment was done by using *DATA STUDIO 1.9.0*. The software is connected with *SCIENCEWORKSHOP 750 INTERFACE* which has temperature sensor and voltage sensor. The experiment was conducted to determine the relation between:

- i. Applied voltage and the surface temperature of the peltier
- ii. Time and the surface temperature (applied voltage 8V)
- iii. Efficiency of the temperature sensor

4.1.1 Applied voltage and the Surface Temperature of the Peltier

Table 6 and Figure 15 shows the result of the various applied voltage and the surface temperature of the peltier. Figure 9 shows the graph decreasing over time. The initial surface temperature of the peltier is 18.4°C and after 300 seconds the temperature drops to 10.6°C.

VOLTAGE (V)	SURFACE TEMPERATURE (°C)
0.049	20.814
0.561	20.569
1.174	20.631
1.561	20.631
2.069	20.508
2.511	20.569
3.019	20.508
3.526	20.325
4.105	20.02
4.517	19.837
5.091	19.471
5.528	18.921
6.032	18.372
6.525	17.945
7.011	16.907
7.525	16.236
7.998	14.466

Table 6: Time and surface temperature



Figure 15: Surface temperature of peltier vs time
4.1.2 Time and the Surface Temperature (Applied Voltage 8V)

Table 7 and figure 16 shows result when 8 volt is applied to the peltier and its peltier surface temperature over time. The immediate temperature of the peltier's surface when 8 volt is applied is 10.6 volt. Figure 9 shows the temperature decreasing when the voltage is increased to 8 volt.

TIME (s)	SURFACE TEMPERATURE (°C)
0	18.4332
20	16.1748
40	15.0151
60	15.3813
80	15.5644
100	15.6865
120	14.9541
140	14.9541
160	11.7191
180	12.0243
200	11.2308
220	11.2308
240	10.9256
260	10.5594
280	10.6204
300	10.6204

Table 7: Voltage and Surface Temperature (Applied Voltage 8V)



Figure 16: Surface temperature of peltier vs voltage (applied voltage 8V)

4.1.3 Efficiency of the temperature sensor

Table 8 and figure 17 shows the result different reading of the temperature

sensor of the software and the temperature sensor (LM35DZ) that is used in the box.

Time (s)	Temperature of software sensor (T1)	Temperature sensor (T2)	ΔT (T1 - T2)	ΙΔΤΙ/Τ1
0	18.4	20	1.6	0.09
20	16.2	20	3.8	0.23
40	15	18	3	0.2
60	15.4	17	1.6	0.1
80	15.6	18	2.4	0.15
100	15.7	17	1.3	0.08
120	15	17	2	0.13
140	15	15	0	0
160	11.7	15	3.3	0.28
180	12	14	2	0.17
200	11.2	15	3.8	0.34
220	11.2	14	2.8	0.25
240	10.9	13	2.1	0.19
260	10.6	11	0.4	0.04
280	10.6	12	1.4	0.13
300	10.6	13	2.4	0.23
	Σ = 215.1	· ·	Σ = 33.9	Σ = 2.61
	Ave = 13.44375]	Ave = 2.11875	Ave = 0.1631

Table	8:	Efficiency	and	Error	Rate
-------	----	------------	-----	-------	------

Efficiency =
$$\frac{\Sigma l \Delta T l}{ave T 1}$$
 (4.1)

Error rate =
$$\frac{ave \Sigma l \Delta T l}{ave T 1} \times 100\%$$
 (4.2)

By using formula 4.1, the efficiency is found to be 15.8% meanwhile by using formula 4.2; the error rate is 16.3%. This proves that the temperature sensor (LM35DZ) is not accurate because the efficiency is very low (15.8%) and the error rate is considered high (16.3%)



Figure 17 Temperature (°C) vs Time (seconds) for software sensor

and temperature sensor (LM35DZ)

4.1.4 Experiment Discussions

Referring to figure 9 and table 5, after 300 seconds the surface temperature of the peltier was able to reach 10.6°C. This proves that the cooling storage have a high possibility of cooling the inner air of the enclosure considering ideal heat transfer. The surface temperature of the peltier varies with the voltage applied. Even though the peltier has a maximum voltage of 12V, it is not advisable to apply 12V to the thermoelectric cooler as it may damage the pn junction. Therefore, the peltier will be supplied with only 8V. Figure 10 and table 6 shows the instant surface temperature of the peltier is 14.5 °C when 8 V is applied. With proper design of the enclosure, the required inner temperature of 10 - 14 °C is possible. But the temperature sensor that is used is not accurate and not stable.

4.2 Heat Transfer Calculation for the Cold Side of the Peltier

The total heat on the cold side of the peltier is given as:

$$Qc = Q$$
 insulation + Q convection + Q radiation (4.3)

By using equation 2.3, *Q* insulation through conduction is 7.68 watts. By using equation 2.4, *Q* convection is 0.05 watts. By using equation 2.5, *Q* radiation 0.056 watts.

Therefore, the total heat on the cold side can be found by using equation 4.3 which is 7.786 watts. Please refer to Appendix B for full calculation.

4.3 Heat Transfer Calculation for Hot Side of the Peltier

The temperature of the hot side can be found by using equation 2.6 which is 38.73° C with values of Q_h is 58.186 Watts (equation 2.7). Please refer to Appendix B for full calculation.

Theoretically, the values prove that the temperature of both the cold and hot side of the temperature is achievable.

4.4 Final Results

Table 9 and figure 18 show the temperature of the inner box. After 60 minutes, the temperature reached as low as 13°C which is the required temperature for this particular project. Figure XX shows the temperature decreases over time until it reaches a temperature of 13°C. The temperature displayed on the LCD screen may not be accurate due to the low efficiency of the temperature sensor.

Minute(s)	Temperature (°C)	Minute	Temperature (°C)	Minute	Temperature (°C)
1	26	21	20	41	15
2	26	22	21	42	16
3	27	23	21	43	15
4	27	24	20	44	16
5	26	25	20	45	16
6	26	26	19	46	15
7	27	27	20	47	15
8	26	28	20	48	14
9	26	29	19	49	14
10	25	30	19	50	15
11	24	31	19	51	15
12	24	32	19	52	15
13	24	33	18	53	14
14	23	34	18	54	14
15	23	35	19	55	15
. 16	23	36	18	56	15
17	23	37	17	57	14
18	22	38	17	58	14
19	21	39	17	59	13
20	20	40	16	60	13

Table 9: Temperature of the inner box with respect to time



Figure 18: Temperature of the inner box (°C) versus time (minute)

Figure 19 shows the LCD screen displaying 13°C after 60 minutes.



Figure 19: LCD screen displays 13°C

CHAPTER 5

CONCLUSION AND RECOMMENDATION

By completing this project, the author has a better understanding on the concept of thermoelectric cooler and heat transfer theory as well as the relation of these two concepts. A working model of the multipurpose cooling box is created to implement the two engineering concepts. The objectives of the project are achieved. The required temperature which was pre-determined $12 - 14^{\circ}$ C was achieved with a temperature of 13° C.

There are some areas that could be improved. The temperature sensor (LM35DZ) is not stable. Since the sensor only gives a reading of two decimal points, for example 27°C or 28°C, the reading of the temperature sensor becomes inaccurate. This causes the temperature sensor to be unstable.

Due to the budget constraint, only two peltiers were used as the cooling system. By implementing additional peltiers, the inner box could be cooled to its required temperature of 12°C in a shorter period of time. An alternative way is to supply the maximum voltage of the peltier which is 12V to obtain a cooler surface temperature of the peltier.

By decreasing the size of the box, the period to achieve the required temperature could also be decreased. Using a higher adhesive sealant quality would increase the efficiency to insulate the heat. A compact polystyrene also helps the insulation of heat.

REFERENCES

- [1] http://www.hyperphysics.Ph-astr.Gsu.Edu/hbase/thermo/heatra.html
- [2] http://www.peltier-info.com
- [3] http://en.wikipedia.org/wiki/Peltier-Seebeck_effect
- [4] Frank P Incropera, Daivd P Dewit, Introduction to Heat Transfer, 4th Edition,
- 2002 publisher: John Wiley
- [5] http://www.electronics-cooling.com/articles/1996/sep/sep96_04.php
- [6] http://www.its.caltech.edu/~jsnyder/thermoelectrics/science_page.htm
- [7] Lian-Tuu Yeh, Richard C. Chu, Thermal Management of Microelectronic
- Equipment 2002 publisher
- [8] Myer Kutz, Heat Transfer Calculations, 2006 publisher

APPENDIX A

C PROGRAMMING

// MULTIPURPOSE COOLING STORAGE FOR VEHICLES

```
// The purpose of this program is to:
\parallel
       1) Display the temperature inside the box
||
       2) As the temperature decrease to 8 Celsius.
\parallel
              the cooling system (peltier) stop operating
\parallel
//The program is divided into five function:-
       1) The main function
\parallel
11
       2) char conv 0(: return the first digit of the temperature
       3) char conv 1(): return the second digit of the temperature
11
11
\parallel
//////
// Preprocessor Directives
#include <16F877.h>
                            // use the PIC16F877 as the microcontroller
#device ADC=10
                            // 10 bit analog to digital converter
#fuses XT, NOWDT, NOPROTECT, NOPUT, NOBROWNOUT, NOLVP
#use delay(clock = 4000000) // 4MHz oscillator
#include <LCD.C>
                            // lcd.c included to display the box's temperature
// Global Declarations
char conv 0();
                     // char because to return a single character back to main
char conv 1();
int conv 2();
                     // int because only resulting in high or low output
void main()
Ł
// Local Definitions
  char a;
              // the first digit of the temperature
              // the second digit of the temperature
 char b:
 lcd init(); // lcd initializations
  set tris d(0x00);
                     // set port d as output for Lcd
 setup adc ports(ALL ANALOG);
                                           // set port a as analog input
  setup adc(ADC_CLOCK_INTERNAL); // using adc internal clock
// Statements
  while(1)
  £
                     // calling function conv 0 (display 1 st digit)
  a=conv 0();
```

```
b=conv 1(); // calling function conv 1 (display 2 nd digit)
```

```
delay ms(100); // delay 100 ms
 lcd gotoxy(1,1);
                     // lcd requirement for initial display
 lcd putc('f);
 lcd putc("TEMP:");
                            // display 'TEMP:'
 lcd putc('n');
                     // place the temp's first digit returned from char 0
 lcd putc(a);
                     // place the temp's second digit returned from char 1
 lcd putc(b);
 lcd putc("C");
                     // display 'C'
                     // delay 100 ms
 delay ms(100);
 }
} //main//
```

// This function return the first digit of the temperature

// Input from temperature sensor to ADC port is being read and place in temp00
// This function will return:

//	0 if the temperature is less than 10
//	1 if the temperature is less than 20
//	2 if the temperature is less than 30
//	3 if the temperature is less than 40
//	4 if the temperature is less than 41

// Else, the function will return X because the temperature exceeds the specification

```
char conv 0()
ł
 unsigned int8 temp00;
                            // define variable temp00
 set adc channel(0);
                             // set pin a0 as input
 delay ms(50);
                             // delay 50 ms
 temp00 = read adc();
                             // the input value from port a place in temp00
 if (temp00 \le 19) return '0'; // temp <10
 else if (temp00 \ge 20 & temp00 \le 39) return '1'; // temp <20
 else if (temp00 >= 40 && temp00 <= 60) return '2'; // temp <30
 else if (temp00 \ge 61 & temp00 \le 80) return '3'; // temp <40
 else if (temp00 >= 81 && temp00 <= 82) return '4'; // temp <41
 else return 'X';
```

```
} //conv_0//
```

// Input from temperature sensor to ADC port is being read and place in temp01
// The temperature range from 0 C to 40 C only that this function will only

// display the second digit

temp01 = read adc();

// the input value from port a place in temp01

char conv_1() {

<pre>unsigned int8 temp01; set_adc_channel(0);</pre>	<pre>// define variable temp01 // set pin a0 as input</pre>
delay_ms(50);	// delay 50 ms

if $(\text{temp01} \le 1)$ return '0'; // temp =0 C else if (temp $01 \ge 2$ && temp $01 \le 3$) return '1'; // temp =1 C else if (temp01 >= 4 && temp01 <= 5) return '2'; // temp =2 C else if (temp $01 \ge 6$ && temp $01 \le 7$) return '3'; // temp = 3 Celse if $(\text{temp01} \ge 8 \&\& \text{temp01} \le 9)$ return '4'; // temp =4 C else if $(temp01 \ge 10 \&\& temp01 \le 11)$ return '5'; // temp =5 C else if (temp $01 \ge 12$ && temp $01 \le 13$) return '6'; // temp =6 C else if (temp $01 \ge 14$ && temp $01 \le 15$) return '7'; // temp =7 C else if (temp $01 \ge 16$ && temp $01 \le 17$) return '8'; // temp =8 C else if (temp $01 \ge 18$ && temp $01 \le 19$) return '9': // temp =9 C else if (temp $01 \ge 20$ && temp $01 \le 21$) return '0'; // temp =10 C else if (temp $01 \ge 22$ && temp $01 \le 23$) return '1'; // temp = 11 C else if (temp01 >= 24 && temp01 <= 25) return '2'; // temp =12 C else if (temp $01 \ge 26$ & temp $01 \le 27$) return '3'; // temp =13 C else if (temp $01 \ge 28$ & temp $01 \le 29$) return '4'; // temp =14C else if (temp $01 \ge 30$ & temp $01 \le 31$) return '5'; // temp = 15 C else if (temp $01 \ge 32$ & temp $01 \le 33$) return '6'; // temp =16 C else if (temp01 >= 34 && temp01 <= 35) return '7'; // temp =17 C else if (temp01 \ge 36 && temp01 <= 37) return '8': // temp =18 C else if (temp01 >= 38 && temp01 <= 39) return '9'; // temp =19 C else if (temp $01 \ge 40$ & temp $01 \le 41$) return '0'; // temp = 20 C else if $(temp01 \ge 42 \&\& temp01 \le 43)$ return '1'; // temp =21 C else if (temp01 >= 44 && temp01 <= 45) return '2'; // temp =22 C else if (temp01 >= 46 && temp01 <= 47) return '3'; // temp =23 C else if (temp $01 \ge 48$ & temp $01 \le 50$) return '4'; // temp = 24 C else if (temp $01 \ge 51$ && temp $01 \le 52$) return '5'; // temp =25 C else if (temp01 >= 53 && temp01 <= 54) return '6'; // temp =26 C else if (temp $01 \ge 55$ && temp $01 \le 56$) return '7'; // temp =27 C else if (temp01 >= 57 && temp01 <= 58) return '8'; // temp =28 C else if (temp01 >= 59 && temp01 <= 60) return '9'; // temp =29 C else if (temp01 >= 61 && temp01 <= 62) return '0'; // temp =30 C else if (temp01 >= 63 && temp01 <= 64) return '1'; // temp =31 C else if (temp01 >= 65 && temp01 <= 66) return '2'; // temp =32 C else if (temp01 >= 67 && temp01 <= 68) return '3'; // temp =33 C else if (temp01 >= 69 && temp01 <= 70) return '4'; // temp =34 C else if (temp01 >= 71 && temp01 <= 72) return '5'; // temp =35 C else if (temp01 >= 73 && temp01 <= 74) return '6'; // temp =36 C else if (temp01 >= 75 && temp01 <= 76) return '7'; // temp =37 C else if (temp01 >= 77 && temp01 <= 78) return '8'; // temp =38 C else if (temp01 >= 79 && temp01 <= 80) return '9'; // temp =39 C else if (temp01 >= 81 && temp01 <= 82) return '0'; // temp =40 C else return 'X'; } //conv 1//

APPENDIX B

HEAT TRANSFER CALCULATION

. •

Heat Transfer Calculation (Cold Side of Peltier)

Qc = heat absorbed from the cold site

= Q insulation + Q convection + Q radiation





Figure 20: Heat Conduction through Insulation

• Thermal conductivity (K)

Perspex = 37×10^{-3} W/m.k Air at 300K = 2.62×10^{-2} W/m.k

Polystyrene = 37×10^{-3} W/m.k

• Area of the box A (area) = $0.17m \ge 0.17m$ = $0.0289m^2$



Heat Produced by Radiation

 $Q_{\text{radiation}} = \text{FesA}(T_{\text{amb}}^4 - T_{\text{cool}}^4)$

Where:

Qrad = radiation heat load (W)

F = shape factor (worst case value = 1)

e = emissivity (worst case value = 1)

s = Stefan-Boltzmann constant (5.667 X 10^{-8} W/m²K⁴)

A = area of cooled surface (m²)

Tamb = Ambient temperature (K)

Te = Cold temperature object (K)

For this cases, we assume F=1 and e=1.

 $Q_{\text{radiation}} = (1) (1) \times (5.667 \times 10^{-8}) (2.25 \times 10^{-4}) (303^{4} - 281^{4})$ $= 0.028 \text{ Watts } \times 2 \text{ (for 2 peltiers)}$ = 0.056 Watts

Heat Produced by Convection

Q convection = $hA\Delta T$

Where:

A is the area of the body \triangle T the temperature difference between body and fluid. For this case we assume h to be $5W/m^2 \circ C$

Q convection =
$$5 \times (2.25 \times 10^{-4})(30-8)$$

= 0.025 Watts x 2 (for 2 peltiers)
= 0.05 Watts.

Total Heat on Cold Side

 $Qc = Q_{\text{insulation}} + Q_{\text{convection}} + Q_{\text{radiation}}$ = 7.786 Watts

Heat Transfer Calculation (Hot Side of Peltier)

Estimated the heat load of 7.786 Watts Q_c Peltier thermal resistance of 1^oC/watt Θ Ambient Temperature of 30^oC T_{amb} To be cooled to 12^oC Peltier specifications:

Imax =6.0amps

Qmax =51.4 watts

Vmax =8 volts

 Δ Tmax =67^oC

Assuming 10⁰C rise above ambient (forced convection)

 T_h to be 40⁰C (without knowing the power and exact value of T_h can be found)



$$\Delta T = T_h - T_c = 40^{\circ}C - 12^{\circ}C = 28^{\circ}C$$

Figure 21: Performance Curve (**Δ**T vs. Voltage) [1]

From the figure 14:

4.2Amps and approximately 12volts for $\Delta T = 40^{\circ}C$

 $T_h = T_{amb} + (O) (Q_h)$ where $T_{amb} = 30^{\circ}C$

 $Q_h = Q_c + P_{in}$

- = 7.786 Watts + 50.4Watts
- = 58.186 Watts

Therefore

- $Th = 30^{\circ}C + (0.15^{0}C/watt)(58.186 watts)$
 - = 38.73°C

APPENDIXC

DATA SHEET

marlow industries inc.®

hermoelectric Cooler

erformance Values

Hot Side Temperature (°C)	27°C	50°C
Δ Tmax (°C-dry N ₂):	65	73
Qmax (watts):	6	6
lmax (amps):	2.5	2.5
Vmax (vdc):	3.6	4.1 .
AC Resistance (ohms):	1.2	

echanical Characteristics



Note: Base model shown

dering Options

fodel Number	Description
)T3-2.5-01	Base Model
)T3-2.5-01L	Lapped Model
)T3-2.5-01S	Sealed Model
)T3-2.5-01LS	Lapped and Sealed Model

Features

- Solid state reliability
- Built with high temperature solder with the ability to withstand higher assembly processing temperatures for short periods of time (<160°C)
- Superior nickel diffusion barriers on elements
- High strength for rugged environment
- Porched configuration for improved leadwire strength
- RTV sealing option available to improve reliability in condensing environment
- Lapped option available for multiple module applications.

- 50°C) 'C)	∆T N2(27°C) (▲°C)	Qmax 27°C (W.7	lmax 27°C (a.)	Vmnx 27°C (v.)	Width	Bale ceramic width (in)	Top celamic Width (in)	Top celamik langth (in)	Madule Height Lin)	2-0162, Rev C
3	65	b	2.5	3 þ	0.63	0.807	0.63	0.63	0 159	

DT3-2.5

HD44780U (LCD-II)

(Dot Matrix Liquid Crystal Display Controller/Driver)

HITACHI

scription

HD44780U dot-matrix liquid crystal display controller and driver LSI displays alphanumerics, anese kara characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display ier the control of a 4- or 8-bit microprocessor. Since all the functions such as display RAM, character erator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internality vided on one chip, a minimal system can be interfaced with this controller/driver.

ingle HD44780U can display up to one 8-character line or two 8-character lines.

: HD44780U has pin function compatibility with the HD44780S which allows the user to easily lace an LCD-II with an HD44780U. The HD44780U character generator ROM is extended to generate 5×8 dot character fonts and 32 5×10 dot character fonts for a total of 240 different character fonts.

: low power supply (2.7V to 5.5V) of the HD44780U is suitable for any portable battery-driven doct requiring low power dissipation.

atures

5 × 8 and 5 × 10 dot matrix possible Low power operation support: - 2.7 to 5.5V Wide range of liquid crystal display driver power - 3.0 to 11V Liquid crystal drive twaveform - A (One line frequency AC waveform) Correspond to high speed MPU bus interface - 2 MHz (when V_{er} = 5V) 4-bit or 8-bit MPU interface enabled 80 × 8-bit display RAM (80 characters max.) 9,920-bit character generator ROM for a total of 240 character fonts - 28 character fonts (5 × 8 dot) - 32 character fonts (5 × 10 dot)

167

HD44780U

.....

44780U Block Diagram



HD44780U

- 64 × 8-bit character generator RAM
 → 8 character fonts (5 × 8 dot)
- 4 character fonts (5 × 10 dot)
- 16-common × 40-segment liquid crystal display driver
- Programmable duty cycles
 I/8 for one line of 5 × 8 dots with cursor
- 1/11 for one line of 5 × 10 dots with cursor
- 1/16 for two lines of 5 × 8 dots with cursor
- Wide range of instruction functions:
- Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift
- Pin function compatibility with HD44780\$
- Automatic reset circuit that initializes the controller/driver after power on
 Internal oscillator with external resistors
- Low power consumption

Ordering Information

Typa No,	Package	CGROM	
HD44780UA00FS	FP-80B	Japanese standard font	
HCD44780UA00	Chip		
HD44760UA00TF	TFP-80F		
HD44780UA02FS	FP-80B	European standard font	
HCD44780UA02	Chip		
HD44780UA02TF	TEP-80F		
HD44780UBxxFS	FP-808	Custom font	
HCD44780UBxx	Chip		
HD44780UBxxTF	TEP-60F		

168

HITACHI

HD44780U

LCD-II Family Comparison HD44786S H044780U Power supply vollage 5 V ±10% 2.7 to 5.5 V 1/4 bias Liquid crystal drive 3.0 to 11.0V 3.0 to 11.0V voltaga VLCD 1/5 bias 4.6 to 11.0V 3.0 to 11.0V Maximum display digits per chip 16 digits (6 digits × 2 lines) 16 digits (8 digits × 2 lines) Display duty cycle 1/8, 1/11, and 1/16 1/8, 1/11, and 1/16 CGROM 64 byles CGRAM 64 bytes DORAM 80 bytes 80 bytes Segment signals 40 40 Common signals 16 18 Liquid crystal drive waveform A А External resistor, external ceramic filter, or external clock Clock source resistor or external 270 kHz ±30% (59 to 110 Hz for 1/8 and 1/16 duty cycles; 43 to 80 Hz for 1/11 duty cycle) R, oscillation Itequency (frame frequency) 270 kHz ±30% (59 to 110 Hz for 1/8 and 1/16 duly cycles; 43 to 80 Hz for 1/11 duly cycle) 91 k Ω ±2% (when V_{ec} = 5V) 75 k Ω ±2% (when V_{cc} = 3V) 91 kΩ ±2% R, resistance Fully compatible within the HD44780S Instructions CPU bus timine 1 MHz 1 MHz (when V_{cc} = 3V) 2 MHz (when V_{cc} = 5V) FP-80 FP-80A Package FP-808 TFP-80F

HITACHI

169

170

HD44780U

nal	No. of Lines	VO	Device Interfaced with	Function
	1	1	MPU	Selects registers. 0: Instruction register (for write) Busy flag; address counter (for read) 1: Data register (for write and read)
7	1	1	MPU	Selects read or write. 0: Write 1: Read
	t	I	MPU	Starts data read/write,
to DB7	to DB7 4 I/O MPU		MPU	Four high order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U, DB7 can be used as a busy flag.
to DB3	4	VO	MPU	Four low order bidirectional instate data bus pins. Used for data transfer and receive between the MPU and the HD44780U, These pins are not used during 4-bit operation.
	1	٥	Extension driver	Clock to latch serial data Q sent to the extension driver
!	1	0	Extension driver	Clock to shift serial data D
	1	0	Extension driver	Switch signal for converting the liquid crystal drive waveform to AC
	1	0	Extension driver	Character pattern data corresponding to each segment signal
v1 to COM16	16	0	LCD	Common signals that are not used are changed to non-selection waveforms. COM9 to COM16 are non-selection waveforms at 1/8 duty factor and COM12 to COM16 are non-selection waveforms at 1/11 duty factor.
1 to SEG40	40	0	LCD	Segment signals
⊳V5	5	-	Power supply	Power supply for LCD drive V _{cc} V5 = 11 V (max)
GND	2	-	Power supply	Vec; 2.7V to 5.5V, GND: 0V
31, OSC2	2	-	Oscillation resistor clock	When crystal oscillation is performed, a resistor must be connected externally. When the pin input is an external clock, it must be input to OSC1.

HITACHI

175

HD44780U

lay Data RAM (DDRAM)

lay data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended city is 80×8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for ay can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses resolutions on the liquid crystal display.

DDRAM address (A_{00}) is set in the address counter (AC) as hexadecimal.

-line display (N = 0) (Figure 2)

 When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the HD44780, 8 characters are displayed. See Figure 3.
 When the display shift operation is performed, the DDRAM address shifts. See Figure 3.



Figure 3 1-Line by 8-Character Display Example

HD44780U

Function Description

Registers

The HD44780U has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and churacter generator RAM (CGRAM). The IR can only be written from the MPU.

The DR temporarily stores data to be written into DDRAM or CGRAM and temporarily stores data to be read from DDRAM or CGRAM. Data written into the DR from the MPU is automatically written into DDRAM or CGRAM by an internal operation. The DR is also used for data storage when reading data from DDRAM or CGRAM. When address information is written into he IR (data is read and then stored into the DR from DDRAM or CGRAM by an internal operation. Data transfer between the MPU is then completed when the MPU reads the DR. After the read, data in DDRAM or CGRAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (Table 1).

Busy Flag (BF)

When the busy flag is 1, the HD44780U is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and R/W = 1 (Table 1), the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

Address Counter (AC)

The address counter (AC) assigns addresses to both DDRAM and CGRAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the AC. Selection of either DDRAM or CGRAM. B also determined concurrently by the instruction.

After writing into (reading from) DDRAM or CGRAM, the AC is automatically incremented by I (decremented by I). The AC contents are then output to DB0 to DB6 when RS = 0 and R/\widetilde{W} = I (Table I).

Table I Register Selection

RS R/W Operation

0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to D88)
1	0	DR write as an internal operation (DR to DDRAM or CGRAM)
1	1	DR read as an internal operation (DDRAM or CGRAM to DR)

176

HITACHI

HD44780U

2-line display (N = 1) (Figure 4)

— Case 1: When the number of display characters is less than 40 × 2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the HD44780 is used, 8 characters × 2 lines are displayed. See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.



Figure 4 2-Line Display



Figure 5 2-Line by 8-Character Display Example

нгасні

178

- Handling unused character patterns
- 1. EPROM data outside the character pattern area: Always input 0s
- 2. EPROM data in CGRAM area: Always input 0s. (Input 0s to EPROM addresses 00H to FFH.)
- 3. EPROM data used when the user does not use any HD44780U character pattern: According to
- EPKOM data used when the user does not use any HD44780U character pattern: According to the user application, handled in one of the two ways listed as follows.
 When unused character patterns are not programmed: If an unused character eade is written into DDRAM, all its dots are II: By not programing a character pattern, all of its bits become lit. (This is due to the EPROM being filled with Is after it is erased.)
- When unused character patterns are programmed as 0s: Nothing is displayed even if unused character codes are written into DDRAM. (This is equivalent to a space.) ь.
- Example of Correspondence between EPROM Address Data and Character Pattern $(5\times 10~Dor_3)$ ile 3



- is: 1, EPROM addresses A11 to A3 correspond to a character code.
 - EPROM addresses A3 to A0 specify a line position of the char
 EPROM data C4 to C0 correspond to character pattern data.

 - 4. EPROM data O5 to O7 must be specified as 0.
 - 5. A lit display position (black) corresponds to a 1,
 6. Line 11 and the following lines must be blanked with 0s for a 5 × 10 dot character fonts.

HITACHI

183

		HD44780U
ile 4	Correspondence between Character Codes and Character Patterns	(ROM Code: A02)
	•	

10000000	835			Й	a	E,	1	P	E	ω	Ш	0	À	Ð	à	ð
1000,000	(2)	4	ļ	1	Ĥ	Q	Ξ	3	1	J.	li	E	Á	Ň	á	ñ
xxxxx3010	(3)	22	11	2	B	R	b	r	K	Г	¢	Z	Ē.	ù	â	ò
xxxxx2011	(4)	33	#	<u>,</u>	C	S	c	Ξ.	3	π	ŧ.	З	Ä	Ú	ä	ó
xxxxx0100	(6)	÷	Ŧ	4	D	Т	d	t.	Π	Ξ	<u>بر</u>	F	Ĥ	ô	ä	ô
100010101	(8)	Ŧ	2	5	E	U	e	ш	Ш	σ	¥	μ	Ě	õ	å	3
xxxx0110	in	÷	8.	6	F	Ũ	f	V	Ī.	Ц	L	9	Æ	ö	æ	ö
xxxxx1111	(8)	÷	3	7	G	IJ	9	W	Π	·τ	3	×	Ç.	Х	ç	÷
2001.000	[1}	1	ζ	8	H	X	h	\geq	Q	4	f	ü	È	Ŧ	è	÷
xxxxx1001	(2)	Ŧ	Σ	9	Ï	Y	i	ч	Ц	Ð	ß	1	É	Ù	é	ù
xxxx1010	(3)	÷	ł	1	J	Ζ	j	Ζ	Ч	1.1	a	0	Ë	Ŭ	Ë	ú
2000010111	(4)	÷	+	4	К	Ľ	k	3	Ш	ð	×.	»	Ë	ü	ë	ů
xxxx1 100	(5)	3	,	\langle	Ľ	1	1	L	Щ	60	HÙ	a,	Ì	Ü	ì	ü
20021101	ពេ	Σ	-	H	Ц	1	Ш	2	Ь	ŧ	9	N.	Í	Ÿ	í	ÿ
2003 110	m.	1		\sim	Ы	~	h		IJ	Ξ		1	Ï	ŀ	î	ŀ
XXXX 111	(8)	7	1	?	Q	_	Ō	Û	Э	Ū	Ľ.	ċ	Ï	Ē	ï	ÿ

HD44780U

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A00)

\geq		0001	0010	6911	91100	01 0 1	a\$10	es 11	1000	1001	1910	1013			1110	1111
8000000	-			Ø	J.	F		F				1	Π		Ċ(p
1000000	123		!	1	Ĥ	Ū.		4			۰	1	Ŧ	4	ā	q
010080010	(3)	Ľ	Т	2	Е	F	þ	r			Г	1	ņ	×	ß	Ð
1009000	(4)		Ħ	3	Ċ.	5	C	ΨÌ			L	Ż	Ť	ŧ	ε	67
20112222	(5)		\$	4	D	Т	Û	t.				Ï	ŀ	Þ	μ	Ω
nnn0101 ,	(6)			5	E	Ū	e	u			8	1	7	l	ß	ü
000001101	Ø)		8.	6	F	Ŵ	ł	Ŷ			₹	ħ	-	Ξ	ρ	Ξ
cccc0111	(8)	_	2	7	G	Ŵ	ú	Ŵ			7	ŧ	\mathbb{Z}	2	ġ	π
0001000	(1)		$\langle $	8	H	Χ	h	×			র	2	末	Ņ	5	Χ
00081601	(2))	9	Ι	Ŷ	i	ΨĽ			÷	Ţ	Ņ	ıŀ,	-1	Ч
00001010	(3)		*		\mathbf{J}	ľ.	j	Z			I	Г	11	Ы	j	Ŧ
acax 10.1	(4)	_	+	7	K.	Ε	k.	< l			Ħ	7	E		×	л
0000 1 1000	(5)		7	\leq	L.	Ŧ	1				17	2	~ ~	2	4	F
=00X)101	(6)		-	=	Μ]	P1)			Ţ	7		2	£	÷
00001110	(7)			2	Ν	·^-	n	÷				Ŀ			ñ	
0001111	(ð)		7	7	Ū		Ö	÷			uy.	2	रा	∎	ö	

Note: The user can specify any pattern for character-generator RAM.



нітасні

184 1

HD44780U

Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character Patterns (CGRAM Data)

Fer 6 × 4 de Character Cas (DORUM data 6 6 4 3 2 43210 4 3 2 1 1 Ľ 0 0 0100 0100 0100 0 0 0 0 100 Notes: 1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types). Character code bits to 2 correspond to CarAM address bits 3 to 1 (3 bits 4 types), CGRAM address bits 0 to 2 designate the character pattern time position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. The 8th line is the Maintain the 8th line data, corresponding to the oursor display position, all 0 as the cursor display. If the 8th line data is 1, 1 bits will light up the 8th line regardless of the cursor presence. 2.

Character pattern row positions correspond to CGRAM data bits to the provider As shown Table 5, CGRAM data bits are selected when character costs bits 4 to 7 are all 0. However, since character costs bits 3 bits no effect, the R display example above can be selected by their character code 00H or 0EH. 3. 4.

1 for CGRAM data corresponds to display selection and 0 to non-selection. Indicates no effect,

HITACHI

186

mally, instructions that perform data transfer with internal RAM are used the most. However, autoementation by I (or auto-decrementation by I) of internal HD44780U RAM addresses after each data e can lighten the program load of the MPU. Since the display shift instruction (Table 11) can perform surrently with display data write, the user can minimize system development time with maximum pranning efficiency.

 π_{1} an instruction is being executed for internal operation, no instruction other than the busy faddress read instruction can be executed.

ause the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 re sending another instruction from the MPU.

- c: Be sure the HD44780U is not in the busy state (BF = 0) before sending an instruction from the MPU to the HD44780U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table 6 for the its of each instruction execution time.
- le 6 Instructions

			_		c	ode					Execution Time (max) (when f_ or	
ruction	RS	RW	087	088	085	084	083	DB2	OB1	060	Description	f _{ere} is 270 kHz)
r lay	0	0	0	٥	a	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in eddress counter,	
8	0	0	0	a	C	0	0	0	1	-	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms
y 9 sal	٥	0	0	0	0	0	0	1	νD	S	Sats cursor move direction and specifies display shift. These operations are performed during dats write and read.	37 µs
day fi roi	a	0	0	0	0	0	1	D	C	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 pa
or or ley	0	0	0	٥	0	1	5/C	AA.	_	-	Moves cursor and shifts, display without changing ODRAM contents,	37 µs
dion	0	D	a	0	1	DL	N	۴		-	Sets interfece data length (DL), number of display lines (N), and character font (F),	37 pa
LAM VSS	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM date is sent and received after this satting.	37 µs
AM USS	¢	0	1	ADD	Sets DDRAM eddress. DDRAM deta is sent and received after this setting.	37 µs						
d buay S ese	0	1	BF	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 µs						

HITACHI

191

HD44780U

struction Description

ear Display

ar display writes space code 20H (character pattern for character code 20H must be a blank pattern) o all DDRAM addresses. It then sets DDRAM address 0 into the address counter, and returns the play to its original stants if it was shifted. In other words, the display disappears and the cursor or nking goes to the left edge of the display (in the first time if 2 lines are displayed). It also sets I/D to I crement mode) in enury mode. So fentry mode does not charge.

turn Home

turn home sets DDRAM address 0 into the address counter, and returns the display to its original status t was shifted. The DDRAM contents do not change.

e cursor or blinking go to the left edge of the display (in the first line if 2 lines are displayed).

itry Mode Set

): Increments (I/D = 1) or decrements (I/D = 0) the DDRAM address by i when a character code is itten into or read from DDRAM.

to custor or blinking moves to the right when incremented by 1 and to the laft when decremented by 1, to same applies to writing and reading of CGRAM.

Shifts the entire display either to the right (VD = 0) or to the left (VD = 1) when S is 1. The display es not shift if S is 0.

S is 1, it will seem as if the cursor does not move but the display does. The display does not shift when ding from DDRAM. Also, writing into or reading out from CGRAM does not shift the display.

splay On/Off Control

: The display is on when D is 1 and off when D is 0. When off, the display data remains in DDRAM, t can be displayed instantly by setting D to 1.

The cursor is displayed when C is 1 and not displayed when C is 0. Even if the cursor disappears, the nation of I/D or other specifications will not change during display data write. The cursor is displayed ing 5 dots in the 8th line for 5×8 dot character font selection and in the 11th line for the 5×10 dot answer font selection (Figure 13).

: The character indicated by the cursor blinks when B is 1 (Figure 13). The blinking is displayed as ritching between all blank dots and displayed characters at a speed of 409.6-ms intervals when f_{\pm} or f_{acc} . 250 kHz. The cursor and blinking can be set to display simultaneously. (The blinking frequency anges according to f_{acc} or the reciprocal of f_{\pm} . For example, when f_{\pm} is 270 kHz, 409.6 x 250/270 = 19.2 ms.)

HITACHI

HD44780U

Table 6 Instructions (cont)

			c	lode					Execution Time (max) (when f _p o	
Instruction	RS	₩W	087 086 08	5 QB4 C	83 082	081	080	Descripti	noi	(_{sec} is 270 kHz)
Write data to CG or DDRAM	ţ	0	Write data					Writes da CGRAM	te into DDRAM or	37 µs t _{aeo} = 4 µs*
Read data from CG or DDRAM	1	1	Read date	_				Reads da CGRAM	ILS from DDRAM or	37µs t _{am} =4µs*
	SIC RAL RAL N F BF	*0:1:1:0:1:0:1:1:1:1:	Increment Decrement Accompanies d Display shift Cursor mave Shift to the right Shift to the left 5 bits, $OL = 0$: 4 2 lines, $N = 0$: 1 5 x 10 dots, $F \neq$ Internally operating	ibris line 0;5×8 ling				CGRAM: ACG: ADD: (con addr AC: Addr both	Display data RAM Character generator RAM CGRAM address DDRAM address DDRAM address responds to cursor east) ress counter used for IOD and CGRAM resses	Execution time changes when frequency changes the frequency changes when frequency changes for the frequency of the frequenc
Nota;	Afte is in turn	ir exe icrem is off.	anted or decre	mented	by 1. T	he R/	AM ac	dress co	instruction, the RAI sunter is updated at ay flag turns off unit	fler the busy flag

Burry signal (DB7 pin) Burry state (DB8 burry burry (DB8 burry burry (DB8 burry burry (DB8 burry burry) Lage = 1.581tm of force second metal Lage = 1.581tm of force second

Figure 10 Address Counter Update

192

HITACHI

HD44780U

Cursor or Display Shift

Cursor or display shift shifts the cursor position or display to the right or left without writing or reading display data (Table 7). This function is used to correct or search the display. In a 2-line display, the cursor moves to the second line when it passes the 40th digit of the first line. Note that the first and second line displays will shift at the same time.

When the displayed data is shifted repeatedly each line moves only horizontally. The second line display does not shift into the first line position.

The address counter (AC) contents will not change if the only action performed is a display shift.

Function Set

DL: Sets the interface data length. Data is sent or received in 8-bit lengths (DB7 to DB0) when DL is 1, and in 4-bit lengths (DB7 to DB4) when DL is 0. When 4-bit length is selected, data must be sent or received twice.

N: Sets the number of display lines.

F: Sots the character font.

Note: Perform the function at the head of the program before executing any instructions (except for the read busy flag and address instruction). From this point, the function set instruction cannot be executed unless the interface data length is changed.

Set CGRAM Address

Set CGRAM address sets the CGRAM address binary AAAAAA into the address counter.

Data is then written to or read from the MPU for CGRAM.

нгтасні

.



194

HD44780U

rfacing the HD44780U

rface to MPUs

nterfacing to an 8-bit MPU

rface to Liquid Crystal Display

ile 9

nber of Lines

 5×10 dot character fonts, each with a cursor

is of common signals are available (Tabla 9).

Character Font

5 × 8 dots + curso

5 × 10 dots + cursor

5 × 8 dols + cursor

Common Signals

ee Figure 17 for an example of using a VO port (for a single-chip microcomputer) as an interface levice. n this example, P30 to P37 are connected to the data bus DB0 to DB7, and P75 to P77 are connected a E, R/W, and RS, respectively.





Figure 17 118/325 Interface (Single-Chip Mode)

HD44780U

Interfacing to a 4-bit MPU

The HD44780U can be connected to the VO port of a 4-bit MPU. If the VO port has enough bits, 8-bit data can be transferred. Otherwise, one data transfer must be made in two operations for 4-bit data. In this case, the timing sequence becomes somewhat complex. (See Figure 18.)

See Figure 19 for an interface example to the HMCS4019R. Note that two cycles are needed for the busy flag check as well as for the data transfer. The 4-bit operation is selected by the program.



Figure 19 Example of Interface to HMCS4019R

HITACHI

watter Font and Number of Lines: The HD44780U can perform two types of displays, 5×8 dot

Number of Common Signals

um = 1-line display (1/4 talas, 1/11 dwy cycli

to two lines are displayed for 5×8 dots and one line for 5×10 dots. Therefore, a total of three

number of lines and font types can be selected by the program. (See Table 6, Instructions.) meetion to HD44780 and Liquid Crystal Display: See Figure 20 for the connection examples.

8

11

18

199

HD44780U

Duty Factor

1/8

1/11

1/16

200

HITACHI

HD44780U

Since five segment signal lines can display one digit, one HD44780U can display up to 8 digits for a l-line display and 16 digits for a 2-line display.

The examples in Figure 20 have unused common signal pins, which always output non-selection waveforms. When the liquid crystal display panel has unused extra scanning lines, connect the extra seanning lines to these common signal pins to avoid any undesirable effects due to crossfalk during the Benting state (Figure 21).





Figure 21 Using COM9 to Avoid Crosstalk on Unneeded Scanning Line

HITACHI

Figure 20 Liquid Crystal Display and HD44780 Connections

od u S x 10 dot, p-

202

												HD44780U	н)447	780	<u>U</u>				
11	8-	Bit (Opera	tio n ,	8-1	Digit×	!-L	ine	Ðlsp	lay Es	ample with L	ternal Reset	Tab	le 11	8	-Bit	Oper	tion,	8-Dig	1
					_	tion							Step					inat	tuction	
RS	R/W	DB	7 DB	3 084	\$ 0	X84 D4	13	082	DB	DB0	Display	Operation	Na.	RS	R/	V DB	7 DB	DB	5 084	į
	r supp circuit		(the H	04478	0U :	is initialit	bed	by the	e inte	mai		Initialized. No display.	11	Write 1	e data O	a ta CC O	RAMI	DORAN D	4 0	
unct	ion se 0	a	0	1	1	0			•	•		Sets to 8-bit operation and selects 1-line display and 5 x 8 dot character font. (Number of display lines and character fonts cannot be changed after step #2.)	12							
))	y on/c 0	off co 0	ntuci Q	0	0	1	1	1	1	0		Turns on display and cursor. Entire display is in space mode	13	Write 1	o deta O	lo CG D	RAMA	ORAN 0	4 0	
							_	_				because of Initialization,	14			displa)				
try	mod e 0	șe) D	٥	ç	٥	0	,	1	1	0		Sets mode to increment the address by one and to shift the cursor to the right at the time of	15	Cura Cura	0 ar or 0	0 display 0	0 y shift O	0	1	-
												write to the DD/CGRAM. Display is not shifted.	16	Write	data	to CG	<u> </u>	DRAM	<u> </u>	-
ínite	dala k	CG	RAMO	DRAM								Writes H. ODRAM has siready	 	1	0	٥	1	٥	0	
	0	ð	1	G	a	1	Ċ	C	0	٥		been selected by initialization when the power was turned on.	17	Curat	orer: D	display G	r shift O	0	1	
												when the power was turned be. The cursor is incremented by one and shifled to the right,	18	Curso		display 0		0	1	-
nie	iala to	CG	RAMD	DRAM								Writes I.	19		•			DRAM	<u> </u>	-
	0 _		1	0	Q	11	٥)	0	1	(F)			1	D		1	6	0	
					:						:		20	-	_				÷	
			RAMO				-				HTACH.	Writes I.	21	Retur	n hor					
	· · · ·	0	1	Q	٥	1	0	•	0	1				õ	٥	0	۵	0	0	
	ebon D	193 0	0	0	0	0	_1		1_	1	HTACH	Sets mode to shift display at the time of write.								-
		CGF 0	RAM/D	DRAM	a				a	۰	ПАСН	Writes a space.								

Step					Instr	uction	_						
Na.	RS	RW	DB7	DB 8	DB5	084	DB3	DB2	061	080	Display		Operation
11	Write 1	o data t O	0 0	1	DRAM D	0	1	1	a	1		<u>周</u> ~	Writes M.
12		"											
13	- Write	deta t O	CGR	AM/DC	ORAM 0		1	1		1	Басыско		Writes O.
14	<u> </u>	-	splay s	<u> </u>	. <u>`</u>	1	0	0 0	<u>.</u>	•	MCROKO	3	Shifts only the cursor position to the laft.
15	Cura 0	er or di 0	splays 0	shift O	0	1	0	0	•	•	SECROSO	2	Shifts only the cursor position to the left.
16	Write 1	data h O	CGR	AM/DE	RAM 0	0	0	0	1	1	CROCO]	Writes C over K. The display moves to the jeft.
17	Gunse	arerdi D	splay s 0	hift O	0	1	1	1		•	MCROCO	3	Shifts the display and cursor position to the right.
18	Curso 0	rordi 0	splay s 0	hrit O	0	1	٥	1			MCROCO]	Shifts the display and cursor position to the right.
19	Write 1	dala te D	CGR.	AM/DC	RAM 0	0	1	1	0	,	CROCOM.	3	Writes M.
20											-		
21	Rətur ö	n home O	0	٥	0	0	0	0	1	0	HTACH	1	Returns both display and cursor to the original position (address 0).

HITACHI

207

HD44780U

208

HITACHI

HD44780U

Table 13 8-Bit Operation, 8-Digit × 2-Line Display Example with Internal Reset

Step					Inst	uction						
Na.	RS	R/W	087	DB6	OBS	084	DB3	DB2	DBI	080	Display	Operation
1		er supj t circui		the HC	44780	U Is ini	iúalize	i by th	e inter	nal		initalizad. No display.
2	Fura 0	tion se 0	1 0	0	1	1	1	0	•			Sets to 8-bit operation and selects 2-line display and 5 x 8 doi character (co).
3	Oisp 0	lay on/ G	off con C	looi 0	0	0	1	1	1	0		Turns on display and cursor. Al display is in space mode because of initialization.
4	Entry 0	0 0	0	0	0	0	a	1	1	0		Sels mode to increment the address by one and to shift the curtor to the right at the time of write to the DD/CGRAM. Display is not shifted.
5	Write 1	dala t O	o CGR 0	AM/DE 1	DRAM D	0	1	٥	0	C	H	Writeg H, DDRAM has already been selected by initialization when the power was turned on. The cursor is incremented by one and shifted to the right.
Ĝ						,						
,	Wrthe	data ti D	0 CGR	AM/DC	RAM	0	1	0	0	1	НТАСН	Writas I.
9	<u> </u>		l addre 1	<u> </u>	0	<u> </u>	0	0	0	0	HTACH	Sets ODRAM address so that the cursor is positioned at the beed of the second line.

ъ	_		_		Instr	uction		
	R\$	₩v9	087	086	DBS	DE4	Display	Operation
		er supp chrcuit		the HO	44780	U is inidalized by the internal		Initialized. No display.
	Fund	tion sel						Sets in 4-bit operation.
	0	a	٥	0	1	0	, ,	In this case, operation is handled as 8 bits by initializa- tion, and only this instruction completes with one write.
	Func	tion sal						Sets 4 bit operation and select
	0	0 0	0	0	!	•	L	1-line display and 5 × 8 dot character font, 4-bit operation slarfs from this step and resetting is necessary. (Numb- of display lines and character fonts cannot be changed after step #3.)
	Olspi	ay orvio	ff cont	rol				Turns on display and cursor,
	0	0 0	0 1	a 1	0 1	0 0	La]	Entire display is in space mode because of initialization.
	Entry	mode	set					Sets mode to increment the
	0	0	e	0	٥	٥		address by one and to shift the
	0	0	0	1	1	0		cursor to the right at the time o write to the DD/CGRAM. Display is not shifted.
	Write	data to	CGR	M/00	RAM		R	Writes H.
	1	0 0	0 1	1	6 0	0	ليتـــــ	The cursor is incremented by one and shifts to the right.

lote: The control is the same as for 8-bit operation beyond step #6.

HITACHI

209

210

нгтасні

i	Symbol	Min	Тур	Max	Unit	Test Condition	Notes
t high voitage (1) ept OSC1)	VIH1	0.7V _{cc}	-	Vœ	۷.		9
Llow vollage (1) ept OSC1)	VILI	-0.3	_	0.55	v		6
t high vollage (2) C1)	VIH2	0.7V _{cc}	_	V _{cc}	۷		15
t low vollage (2) 21)	VIL2		-	0.2V _{ec}	v	· · ·	15
ut high voltage (1))D87)	VOH1	0.75V~	-		v	⊣ _∝ = 0.1 mA	7
ut low voltage (1))-087)	VOL1	_		0.2V _{ec}	v	l <u>,</u> ≐0.1 mA	7
out high voltage (2) ept OB0DB7)	VOH2	0.8V _œ	-	. –	v	-l _{or} = 0.04 mA	8
out low voltage (2) ept DB0-DB7)	VOL2	_		0.2V _{cc}	v	i _{n,} = 0.04 mA	8
er on resistance M}	R	-	2	20	kΩ	±id = 0.05 mA, VLCD = 4 V	13
er on resislance 3)	R _{scs}	_	2	30	kΩ	±ld = 0.05 mA, VLCD = 4 V	13
t leakage current	ł.,	-1	-	1	μА	VIN = 0 to V _{cc}	9
up MOS current)DB7, RS, R/W)	-,	10	50	120	μA	V _{cc} = 3 V	
er supply current	l _{ec}	_	0,15	0.30	mA	R, oscillation, external clock V _{oc} = 3 V, f _{orc} = 270 kHz	10, 14
vollage	VLCD1	3.0	_	11.0	V	V _{cc} -V5, 1/5 bias	16
	VLCD2	3.0	_	11.0	V	V V5, 1/4 blas	16

HD44780U

AC Characteristics ($V_{cc} = 2.7$ to 4.5 V, $T_{s} = -20$ to $+75^{\circ}C^{*3}$)

Clock Characteristics

ltem		Symb	ol Min	Тур	Max	Unit	Test Condition	Note'
External	External clock frequency	f.,	125	250	350	kHz		11
dock operation	External clock duty	Outy	45	50	55	*	-	
	External clock rise time	L,	-	_	0.2	με	-	
	External clock fail time	ι.,	-	-	0.2	μs		
R, oscillation	Clock oscillation frequency	í _{erc}	190	270	350	kHz	R,= 75 kΩ, V_,= 3 V	12

Note: Refer to the Electrical Characteristics Notes section following these tables.

Bus Timing Characteristics

Write Operation

ltem	Symbol	Min	Тур	Max	Unit	Test Condition
Enable cycle time	l _{ye}	1000	_		ns	Figure 27
Enable pulse width (high love))	PW	450	-	-	-	
Enable rise/fall lime	երեց	-	_	25		
Address set-up time (RS, R/W to E)	t _{AB}	60	_	-	-	
Address hold time	t _{an}	20	-	-	-	
Data sel-up time	toer	195	_	_		
Data hold time	5	10		_		

Read Operation

ltem	Symbol	Min	Тур	Max	Unit	Test Condition
Enable cycle time	l _{eret}	1000	_		ns	Figure 28
Enable pulse width (high level)	PW	450	-	-	_	
Enable rise/fail time	ելել	-	_	25		
Address set-up time (RS, R/W to E)	l _{ne}	60		_		
Address hold time	t _{en}	20		_		
Data delay time	t _{oon}	-	_	360		
Data hold time	t _{men}	5	_	_		

216

HITACHI

HD44780U

llam	Symbol	Min	Тур	Max	Unit	Test Condition	Notes
Input high vollage (1) (except OSC1)	VIH1	2.2	-	V _{cc}	V		6
Input low voltage (1) (except OSC1)	VILI	-0.3	-	0.6	v		6
Input high vollage (2) (OSC1)	VIH2	V _{cc} -1.0	-	Vee	v		15
Input low vollage (2) (OSC1)	VIL2	_	-	1.0	V		15
Output high voltage (1) (DB0-DB7)	VOH1	2.4		_	v	–l _{os} = 0.205 mA	7
Output low voltage (1) (DB0–DB7)	VOLI	-	-	0.4	V	l _a = 1.2 mA	7
Output high voltage (2) (except OB0OB7)	VOH2	0.9 V _∞	-		v	-1 ₀₄ = 0.04 mA	8
Output low voltage (2) (except 080-DB7)	VOL2	-	-	0.1 V _{ce}	v	1 ₀₄ = 0.04 mA	8
Oriver on resistance (COM)	RCOM	-	2	20	KΩ	±ld ≈ 0.05 mA, VLCD ≭ 4 V	13
Oriver on resistance (SEG)	RSEG		2	30	KΩ	±id = 0.05 mA, VLCD = 4 V	13
Input leakage current	1,	-1	_	1	μA	VIN = 0 to V _{ct}	9
Pull-up MOS current (DB0-DB7, RS, R/W)	, <u> </u>	50	125	250	μA	V _{cc} = 5 V	
Power supply current	lce	-	0.35	0.60	mА	$\begin{array}{l} \textbf{R}_{t} \text{ oscillation,} \\ \textbf{external clock} \\ \textbf{V}_{cc} = 5 \text{ V,} \\ \textbf{f}_{cec} = 270 \text{ kHz} \end{array}$	10, 14
LCO voltage	VLCD1	3.0	-	11.0	v	V _{ce} -V5, 1/5 bias	16
	VLCD2	3.0		11.0	V	V.,-V5, 1/4 bias	16

нітасні

HD44780U

erface Timing Characteristics with External Driver

	Symbol	Min	Тур	Max	Ųnit	Test Condition
High level	teve	800			ns.	Figure 29
Low level	l _{on}	800	<u> </u>	_	_	
	law	500		-	_,	
	l _{eu}	300	_			
	l _{on}	300				
	<u>ц</u>	-1000	_	1000		
	la -	_	-	200		
		High level t _{con} Low level t _{con} t _{con} t _{on} t _{on} t _o	High level town 600 Low level Low 800 Law 500 1 Law 300 300 Low -1000 1	High level total 800 Low level Low 800 Low 500 Low 300 Low 300 Low 300 Low 300 Low 300 Low 300 Low	High level tow 800 Low level tow 800 tow 500 tow 300 tow 300 tow tow tow tow tow tow	High level tow 800 ns Low level tow 800 tow 500 tow 300 tow 300 tow 300 tow tow tow tow tow tow tow

ver Supply Conditions Using Internal Reset Circuit

	Symbol	Min	Тур	Max	Unit	Test Condition
er supply rise time	tree	0.1	-	10	៣ន	Figure 30
er supply off time	Law	1	_	_		

HITACHI

218

нітасні

HD44780U

COM is the resistance between the power supply pins (V_{cer} VI, V4, V5) and each common signal in (COM in COM16). USEG is the resistance between the power supply pins (V_{cer} V2, V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segment signal pins (V_{cer} V3, V3) and each segme een the power supply pins (V_{ccr} , V2, V3, V5) and each segment signal pin



<code>Lpplies</code> to the OSCI pin. isch COM and SEG output voltage is within ±0.15 V of the LCD voltage (V_{cc}, V1, V2, V3, V4, V5) when there is no load.



Load Circuits

Data Bus DB0 to DB7



External Driver Control Signals: CL1, CL2, D, M





223

224

HITACHI

HD44780U







Figure 28 Read Operation







225

226

Ciporating Temperature Ranger (T ₀) Electrical Characteris Cupor Volu Symbol Peanmoter Vo Outer Velage (uniters of Vo Outer Velage (uniters of Vo Voluge (1) = 20 VVM (2) = 10	Charac Charac Outo Voltage (ut	1	Input Voltage (Yo = 5V, 12V and 15V) 35V Internet Preser Designation (Nota 1) Internative Indiand	Slorage Temperature Range	(T Package) Siorage Temperature Range Laad Temmerature (Sotterior 10 rect)	-65°C to +	
Dutp Outp	Outp Valtage (ur xeter	ge (T _A) cteristics		e 2) o'C 5 T 5 125'Cu	Laud verting and a sociating, to see J TO-220 Package T TO-220 Package T (Note 2) 0'C 5 T[5 125'C unless otherwise noted		300°C 230°C
Line Outp	Valtage (ur seter	Output Voltage		SV -	12V	157	
Uthe Outp		input Valtage (unless otherwise noted)	se noted)	101	A6t	23V	Units
			Conditions	Min Typ Max	Min Typ Max	Min Typ Max	
		П = 26°С, 5 п	25°C, 5 m A ≤ lo ≤ 1 A	4.8 5 5,2	11.5 12 12.5	14.4 15 15.6	>
		P _D ≤ 15W, 5 mA ≤ 1 VMIN ≤ V _{IN} ≤ V _{IMAX}	PostsW,5 mAstos1A VainsVinsVinax	4.75 5.25 (7.5 ≤ V _{IN} ≤ 20)	11.4 12.6 (14.5 ≤ V _{IN} ≤ 27)	14.25 15.75 (17.5 < V _{IN} < 30)	>>
		Arr OG	T] = 25°C ΔVIN	3 50 (7 ≤ V _{IN} ≤ 25)	4 120 14.5 ± Vin ≤ 30)	4 150 (17.5 ≤ V _{IN} ≤ 30)	옽 >
			0°C ≤ Т] ≤ + 125°C ∆V _{IN}	50 (8 ≤ V _{(N} ≤ 20)	120 (15 ± V _{IN} ± 27)	150 (18.5 < V _{IN} < 30)	≧ >
		lo ≤ 1A	1] = 25°C ΔVIN	50 (7.5 ≤ V _{IN} ≤ 20)	120 (14.6 ≤ V _{IM} ≤ 27)	(1Z.7	₹ >
			0°C ≤ T ₁ ≤ + 125°C ΔV _{IN}	25 (8 ≤ V _{IN} ≤ 12)	60 (16 ≤ V _{IN} ≤ 22)	75 (20 ≤ V _{IN} ≤ 26)	₹ >
AVo Load Regulation	lation	T] = 25°C	5 mA ≤ ko ≤ 1.5A 250 mA ≤ ko ≤ 750 mA	, 10 50 , 25	12 120 60	12 150 75	≧ ≧
		5 mA ≤ 10 ≤	$1A, 0^{*}C \le T \le + 125^{*}C$	50	120	150	ž
lo Quescent Current		lo ≤ 1A	11) = 25°С 0°С ≤ Т] ≤ +125°С	8.5 6,5	8 8.5	8.8	₹₹
Alo Quiescent Current	Current	5 mÅ ≤ l ₀ ≤ 1A	1A	0.5	0.5	0.5	ź
Change		T] = 25°C, I _D ≤ 1A VMN ≤ V _{IN} ≤ VMAX	s 1A Vimax	1.0 (7.5 s V _{IN} s 20)	1.0 (14.8 ≲ V _{IN} ≤ 27)	0.1 (17.9 ≤ V _{IN} ≤ 30)	₹ >
		ю ≤ 500 mA, 0°C ≤ Т] Vain ≤ Vin ≲ Vaax	0°C ≤ Тј≤ + 125°C : Vuxx	1,0 (7 ≤ V _{IN} ≤ 25)	1.0 (14.5 ≤ V _{IN} ≤ 30)	0.1 (05 ≥ V _N ≥ 2.71)	٤ >
VN Output Not	se Vollage	TA = 25°C, 10	Output Noise Voltage $T_A = 25$ C, 10 Hz $\leq 1 \leq 100$ kHz		75	8	7
AVout Ripple Rejection	action	$1 = 120 \text{ Hz} \begin{cases} 1_0 \le 1\\ 0 \le 5 \end{cases}$	l ₀ ≤ 1A, T] = 25°C or l ₀ ≤ 500 mA 0°C ≤ T] ≤ +125°C	62 80 62 (8 ≤ V _{IN} ≤ 18)	55 72 55 (15 ≤ VIN ≤ 25)	54 70 54 [18.5 ≤ V _M ≤ 28.5]	
Ro Dropout Voltage Output Resistance Short-Oirsuit Ourrent	ollage sistance ul Current	TI = 25°C, loi 1 = 1 kHz Ti = 25°C	ZS°C, lour = 1A 1 kHz 25°C	2.0 6 2.1	2:0 18 15	2:0 19 0	> ¹² <
Peak Output Current Average TC of Vour	ut Current C of Vour		+125°C, l ₀ = 5 mA	5	24	1.8	A N
V _{IN} Input Vollage Required to Mai Line Regulation	Input Vollage Required to Makitain Line Regulation	대 = 25℃, lo ≤ 1A		7.5	14.6	121	>

LM78XX Series Voltage Regulators





LM78XX Series Voltage Regulators





Temperature sensor ic LM35CZ and LM35DZ

RS stock numbers 317-954 and 317-960

The LM35 is a precision semiconductor temperature sensor giving an output of 10mV per degree Centigrade. Unlike devices with outputs proportional to the absolute temperature (in degrees Kelvin) there is no large offset voltage which, in most applications, will have to be removed.

Accuracies of $\frac{1}{4}$ °C at room temperature or $\frac{3}{4}$ °C over the full temperature range are typical.

Absolute maximum ratings (Note 10)

Supply voltage+35V to -0.2V
Output voltage+6V to -1.0V
Output current10mA
Storage temperature, TO-92 package60°C to +150°C
Lead temperature (soldering, 10 seconds)260°C
Specified operating temperature range

	T _{MIN} to T _{MAX} (INOLE 2)
LM35CZ	40°C to +110°C
LM35DZ	0°C to +100°C



Nord

Features

- Output proportional to °C
- Wide temperature range -40°C to +110°C (CZ version)
- Accurate 1/4°C at room temperature typical
- Linear output 0.2°C typical
- Low current drain (60μ A typical)
- Low self heating (0.08°C typical)
- Output impedance 0.1Ω at 1mA
- Standard T092 package.





Application notes



The circuit shown in Figure 1 is a basic single ended temperature sensor capable of measuring between $+2^{\circ}C$ and $+100^{\circ}C$ or $+110^{\circ}C$ depending on version.

To measure negative temperatures a negative supply is required as shown in Figure 2.



R1 should be selected as follows:

$$R1 = \frac{-V_s}{50 \times 10^{-6}}$$

Care must be taken when driving capacitive load, such as long cables or any load exceeding 50pF.

To remove the effect of capacitive loads the circuit shown Figure 3 should be used, however the resistor is added to the output impedance making this circuit suitable for connection to high impedance loads only.

Figure 4 shows a circuit when will overcome this problem and also give protection from radiated interference from relays or any other source of electrical noise.





The circuits below show some typical applications of these temperature sensors.





ţ1

3



PIC16F87X Data Sheet

28/40-Pin 8-Bit CMOS FLASH Microcontrollers

© 2001 Microchip Technology Inc.

DS30292C

PIC16F87X

Pin Diagrams



DS30292C-page 2

© 2001 Microchip Technology Inc.
Key Features PlCmicro™ Mid-Range Reference Manual (DS33023)	PIC16F873	PIC16F874	PIC16F876	PIC16F877
Operating Frequency	DC - 20 MHz			
RESETS (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
FLASH Program Memory (14-bit words)	4K	4К	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory	128	128	256	256
Interrupts	13	14	13	14
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3	3	3
Capture/Compare/PWM Modules	2	2	2	2
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	-	PSP		PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Instruction Set	35 instructions	35 instructions	35 instructions	35 instructions

© 2001 Microchip Technology Inc.

1.0 DEVICE OVERVIEW

This document contains device specific information. Additional information may be found in the PICmicro™ Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules. There are four devices (PIC16F873, PIC16F874, PIC16F876 and PIC16F877) covered by this data sheet. The PIC16F876/873 devices come in 28-pin packages and the PIC16F877/874 devices come in 40-pin packages. The Parallel Slave Port is not implemented on the 28-pin devices.

The following device block diagrams are sorted by pin number; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.





© 2001 Microchip Technology Inc.



PIC16F874 AND PIC16F877 BLOCK DIAGRAM

DS30292C-page 6

2.0 MEMORY ORGANIZATION

There are three memory blocks in each of the PIC16F87X MCUs. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 4.0.

Additional information on device memory may be found in the PICmicro[™] Mid-Range Reference Manual, (DS33023).



2.1 Program Memory Organization

The PIC16F87X devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16F877/876 devices have 8K x 14 words of FLASH program memory, and the PIC16F873/874 devices have 4K x 14. Accessing a location above the physically implemented address will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.



PIC16F874/873 PROGRAM MEMORY MAP AND



© 2001 Microchip Technology Inc.

2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

	EEPROM Data Memory description can be found in Section 4.0 of this data sheet
2.2.1	GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register (FSR).

DS30292C-page 12

FIGURE	2-4:
--------	------

PIC16F874/873 REGISTER FILE MAP

	File Address	<u>،</u>	File Address		File Address		File Addre 1
Indirect addr.(*)	00h	Indirect addr. ^(*)	80h	Indirect addr.(*)	4	Indirect addr.(*)	
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h		185
PORTB	06h	TRISB	86h	PORTB	106h	TRIS8	186
PORTC	07h	TRISC	87h		107h		187
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	- 18A
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18E
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	180
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18E
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18E
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18F
T1CON	10h		90h		110h		190
TMR2	11h	SSPCON2	91h			research States and	
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h	San and the second			
CCPR1H	16h		96h				
CCP1CON	17h	No. 101 No. 20 Additional operations of the	97h				
RCSTA	18h		98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah		9Ah				
CCPR2L	1Bh 1Ch		9Bh				
CCPR2H	1Ch 1Dh		9Ch				
CCP2CON	1Eh	ADRESL	9Dh och				
ADRESH	1Fh	<u>├</u> ─────	9Eh				
ADCON0		ADCON1	9Fh		120h		1A0
	20h		A0h				
General		General					
Purpose Register		Purpose Register		accesses		accesses	
-				20h-7Fh		A0h - FFh	1EF
96 Bytes		96 Bytes			16Fh 170h		1F0
Paak 0	7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FF
Bank 0	emented o	Bank 1 lata memory locati	ions, read			Dain J	•
* Notapi Note 1: These	nysical reg registers		ed on the	PIC16F873.			

DS30292C-page 14

2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note: The C and DC bits operate as a borrow	
and digit borrow bit, respectively, in sub	
traction. See the SUBLW and SUBWI	
instructions for examples.	

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	IRP	RP1	RP0	ΤŌ	PD	Z	DC	С
	bit 7							bit 0
bit 7	IRP: Regi	ster Bank Se	lect bit (used	d for indired	t addressing)			
		2, 3 (100h - 1 0, 1 (00h - Fi						
bit 6-5	RP1:RP0	: Register Ba	nk Select bit	s (used for	direct addressi	ing)		
		< 3 (180h - 11						
		< 2 (100h - 17 < 1 (80h - FFI						
	00 = Banl	< 0 (00h - 7Fi	h)					
	Each ban	k is 128 byte	s					
bit 4	TO: Time-	-						
				tion, or SL	EEP instruction			
L# 2		T time-out oo r-down bit	currea					
bit 3		ower-up or t	witho GT BWT	m instructiv				
		ecution of the			711			
bit 2	Z: Zero bil							
		esult of an ari						
	0 = The re	sult of an ari	thmetic or lo	gic operati	on is not zero			
bit 1		<u> </u>	•		BLW, SUBWF ins	tructions)		
	•	v, the polarity			· .			
		y-out from th rry-out from t			e result occurre	d		
bit 0	-	<u> </u>			UBWF instruction	ans)		
		•	,		the result occu	,		
					of the result occ			
	Note:				I. A subtraction		•	-
		•		•	d. For rotate (R order bit of the			i, this bit is
		ioaueu with	eitter me m	yn, or iow i		source regi	13161.	
	Legend:							
	R = Reada	able bit	W = W	ritable bit	U = Unimpl	emented bi	it, read as '	D'
	- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit is c	leared	x = Bit is ur	known

DS30292C-page 18

2.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

2.3.2 STACK

DS30292C-page 26

The PIC16F87X family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1	There are no status bits to indicate stack
	overflow or stack underflow conditions.
^ <u>2</u>	There are no instructions/mnemonics
	called PUSH or POP. These are actions
	that occur from the execution of the
	CALL, RETURN, RETLW and RETFIE
	instructions, or the vectoring to an inter-
	rupt address.

2.4 Program Memory Paging

All PIC16F87X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the return instructions (which POPs the address from the stack).

u in re	he contents of the nchanged after istruction is exe awrite the conten of for any subsect	a RETURN ecuted. The ts of the PC	or RETPIE user must LATH regis-
	er for any subsections.		tine calls or

Example 2-1. shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1:	CALL OF A SUBROUTINE
	IN PAGE 1 FROM PAGE 0

	ORG 0x500	
	BCF PCLATH,4	
	BSF PCLATH,3	;Select page 1 ;(800h-FFFh)
	CALL SUB1_P1	;Call subroutine in
	:	;page 1 (800h-FFFh)
	:	
	ORG 0x900	;page 1 (800h-FFFh)
SUB1_P1		
	:	;called subroutine
		;page 1 (800h-FFFh)
	:	
	RETURN	;return to
		Call subroutine
		;in page 0
		; (000h-7FFh)
		•

3.0 **I/O PORTS**

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PlCmicro™ Mid-Range Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1),



The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: **INITIALIZING PORTA**

BCF	STATUS,	RPO	1
BCF	STATUS,	RP1	; Bank0
CLRF	PORTA		; Initialize PORTA by
			; clearing output
			; data latches
BSF	STATUS,	RPO	; Select Bank 1
MOVLW	0x06		; Configure all pins
MOVWF	ADCON1		; as digital inputs
MOVLW	0xCF		; Value used to
			; initialize data
			; direction
MOVWF	TRISA		; Set RA<3:0> as inputs
			; RA<5:4> as outputs
			; TRISA<7:6>are always
			: read as '0'.

FIGURE 3-1:

BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS



BLOCK DIAGRAM OF



© 2001 Microchip Technology Inc.

TABLE 3-1: PORTA FUNCTIONS

Name Bit# Buffer		Buffer	Function				
RA0/AN0	bit0	TTL	Input/output or analog input.				
RA1/AN1	bit1	TTL	Input/output or analog input.				
RA2/AN2	bit2	TTL	Input/output or analog input.				
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or VREF.				
RA4/TOCKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.				
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input.				

Legend: TTL = TTL input, ST = Schmitt Trigger input

SUMMARY OF REGISTERS ASSOCIATED WITH PORTA TABLE 3-2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
05h	PORTA			RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	-	1	PORTA	Data D	irection F	Register	·		11 1111	11 1111
9Fh	ADCON1	ADFM	T			PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note: When using the SSP module in SPI Slave mode and SS enabled, the A/D converter must be set to one of the following modes, where PCFG3:PCFG0 = 0100,0101, 011x, 1101, 1110, 1111.

DS30292C-page 30

9.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

· Serial Peripheral Interface (SPI)

Inter-Integrated Circuit (I²C)

Figure 9-1 shows a block diagram for the SPI mode, while Figure 9-5 and Figure 9-9 show the block diagrams for the two different l^2C modes of operation.

The Application Note AN734, "Using the PICmicro[®] SSP for Slave I²CTM Communication" describes the slave operation of the MSSP module on the PIC16F87X devices. AN735, "Using the PICmicro[®] MSSP Module for I²CTM Communications" describes the master operation of the MSSP module on the PIC16F87X devices.

© 2001 Microchip Technology Inc.

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	, R-0	R-0
	SMP	CKE	D/Ā	Р	s	R/Ŵ	UA	BF
	bit 7				1	I	· · · · · · · · · · · · · · · · · · ·	bit
bit 7	SMP: Sample is <u>SPI Master mo</u> 1 = Input data s 0 = Input data s <u>SPI Slave mod</u> SMP must be c In I^2 C Master o 1 = Slew rate c	<u>de:</u> ampled a ampled a <u>e:</u> leared wi <u>r Slave m</u>	at middle of dat: nen SPI is used <u>node:</u>	a output time in slave mod	-	r and 1 MUrs		
	0 = Slew rate o					anu riviriz)		
bit 6 .	CKE : SPI Clock <u>SPI mode</u> : For CKP = 0 1 = Data transm 0 = Data transm For CKP = 1 1 = Data transm 0 = Data transm <u>In I²C Master o</u> 1 = Input levels 0 = Input levels	nitted on nitted on f nitted on f r Slave m conform	rising edge of S falling edge of S falling edge of S rising edge of S rode: to SMBus spec	CK SCK SCK CK	and Figure 9	-4) 		
bit 5	D/A: Data/Addr 1 = Indicates th 0 = Indicates th	at the las	t byte received			is		
it 4	P: STOP bit (I ² C mode only. 1 = Indicates th 0 = STOP bit wa	at a STO	P bit has been (s cleared.)	
bit 3	S: START bit (I ² C mode only. 1 = Indicates th 0 = START bit v	at a STAF	RT bit has been				s cleared.)	
bit 2	R/W: Read/Writ This bit holds t address match In I ² C Slave mo I = Read 0 = Write In I ² C Master m I = Transmit is 0 = Transmit is Logical OR of th	ne R/W t to the nex de: ode: n progres not in pro	bit information t kt START bit, S ss gress	ollowing the TOP bit or no	t ACK bit.			
bit 1	UA: Update Add 1 = Indicates the 0 = Address doe	iress (10 at the use	-bit I ² C mode of er needs to upd	uly) ate the addre				
it	BF: Buffer Full S <u>Receive (SPI ar</u> 1 = Receive cor 0 = Receive not <u>Transmit (I²C m</u> 1 = Data transm 0 = Data transm	Status bit <u>id I²C mc</u> nplete, S complete ode only) it in prog	o <u>des):</u> SPBUF is full e, SSPBUF is e L ress (does not i	mpty nclude the A				ł
	Legend:	· · · · · · · · · · · · · · · · · · ·						
	R = Readable b	t	W = Writable	bit	U = Unimplei	mented bit, rea	nd as '0'	
	1							

DS30292C-page 66

Ē

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7	1	1					bit (
bit 7	<u>Master mod</u> 1 = A write t 0 = No collis <u>Slave mode</u>	o SSPBUF w ion F register is w a)	as attempted			ere not valid s word (must l	be cleared in	
bit 6	SSPOV: Re In SPI mode 1 = A new by mode, th mode, th	ceive Overflo <u>:</u> yte is received ne user must i ne overflow bi	ead the SSPI t is not set, sir	JF holds prev BUF, even if c	only transmitti	a in SSPSR is ng data, to av ted by writing	oid overflows	. In Master
	0 = No over <u>In I²C mode:</u> 1 = A byte is	received whi Nust be clear		-	e previous by	te. SSPOV is	a "don't care'	' in Transmit
bit 5	in <u>SPI mode</u> When enable 1 = Enables 0 = Disables	, ed, these pins serial port an	ial Port Enabi must be prop d configures f d configures i	erly configur SCK, SDO, S	DI, and SS as	output the source o	f the serial po	rt pins
·	1 = Enables	the serial por	must be prop t and configur d configures t	es the SDA a	ind SCL pins	output as the source	of the serial p	ort pins
· bit 4	In SPI mode 1 = Idle state 0 = Idle state In I ² C Slave SCK release 1 = Enable c	for clock is a for clock is a <u>mode</u> : control lock lock low (clock	high level	ed to ensure o	data setup tim	e.)		
bit 3-0	Unused in th	is mode	nous Serial Po	rt Modo Solo	ot bite			
	0000 = SPI 0001 = SPI 0010 = SPI 0011 = SPI 0100 = SPI	Master mode, Master mode, Master mode, Master mode, Siavewnode, c	clock = Fosc clock = Fosc clock = Fosc clock = TMR2 clock = SCK p	/4 /16 /64 2 c <u>utp</u> ut/2 in. SS pin col	ntrol enabled.	SS can be u	sed as 1/O nin	
	$0110 = ^{2}C \le 0111 = ^{2}C \le 0111 = ^{2}C \le 1000 = ^{2}C \le 1000 = ^{2}C = 1000 = 1000 = ^{2}C = 10000 = 1000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 10000 = 100000 = 100000 = 100000 = 100000 = 10000 = 100000 = 1000$	Blave mode, 7 Blave mode, 1 Master mode, Firmware Cont Firmware Cont Firmware Cont	-bit address 0-bit address clock = Fosc rolled Master rolled Master	/ (4 * (SSPAI mode (slave mode, 7-bit a mode, 10-bit ;	DD+1)) idle) iddress with S	START and START and ST	OP bit interru	pts enabled
	Legend:						<u> </u>	
	R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, re	ad as '0'	
					'0' = Bit is cle		x = Bit is unki	

© 2001 Microchip Technology Inc.

Huda - Sin S PIC16F87X

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
	bit 7					<u> </u>	1	bit 0
bit 7	1 = Enable	eneral Call Ena e interrupt whe al call address	n a genera			received in	the SSPSR	
bit 6	<u>In Master</u> 1 = Ackno	ACKSTAT: Acknowledge Status bit (In I ² C Master mode only) In Master Transmit mode: 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave						
bit 5	<u>In Master</u> Value that end of a re	knowledge				nowledge se	equence at t	he
bit 4	<u>In Master I</u> 1 = Initiate Autom	cknowledge S <u>Receive mode</u> Acknowledge atically cleared wledge sequer	sequence by hardwa	on SDA and			ACKDT data	a bit.
bit 3	RCEN: Re 1 = Enable 0 = Receiv	ceive Enable t es Receive more re idle	bit (In I ² C N de for I ² C	aster mode	only}			
bit 2	<u>SCK Relea</u> 1 = Initiate	P Condition E ase Control: STOP conditio condition idle	·				d by hardwa	re.
bit 1	1 = Initiate	peated START Repeated STA	RT conditio					hardware.
bit 0	1 = Initiate	RT Condition E START condit condition idle					ed by hardwa	are.
	i	For bits ACKE mode, this bit r writes to the S	nay not be	set (no spool	-			

Legend:		<u> </u>	
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

DS30292C-page 68

9.2 MSSP I²C Operation

The MSSP module in I²C mode, fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware, to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Refer to Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."

A "glitch" filter is on the SCL and SDA pins when the pin is an input. This filter operates in both the 100 kHz and 400 kHz modes. In the 100 kHz mode, when these pins are an output, there is a slew rate control of the pin that is independent of device frequency.





Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. The SDA and SCL pins are automatically configured when the I^2C mode is enabled. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

The MSSP module has six registers for I^2C operation. They are the:

- SSP Control Register (SSPCON)
- SSP Control Register2 (SSPCON2)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Master mode, clock = OSC/4 (SSPADD +1)
- I²C firmware modes (provided for compatibility to other mid-range products)

Before selecting any l^2C mode, the SCL and SDA pins must be programmed to inputs by setting the appropriate TRIS bits. Selecting an l^2C mode by setting the SSPEN bit, enables the SCL and SDA pins to be used as the clock and data lines in l^2C mode. Pull-up resistors must be provided externally to the SCL and SDA pins for the proper operation of the l^2C module.

The CKE bit (SSPSTAT<6:7>) sets the levels of the SDA and SCL pins in either Master or Slave mode. When CKE = 1, the levels will conform to the SMBus specification. When CKE = 0, the levels will conform to the l^2C specification.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START (S) or STOP (P) bit, specifies if the received byte was data or address, if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

SSPBUF is the register to which the transfer data is written to, or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

© 2001 Microchip Technology Inc.

9.2.5 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (an SSP interrupt will occur if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- · Repeated START

FIGURE 9-9: SSP BLOCK DIAGRAM (I²C MASTER MODE)



9.2.6 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- · A Repeated START Condition
- An Acknowledge Condition

DS30292C-page 78

9.2.7 I²C MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON and by setting the SSPEN bit. Once Master mode is enabled, the user has six options:

- · Assert a START condition on SDA and SCL.
- Assert a Repeated START condition on SDA and SCL.
- Write to the SSPBUF register initiating transmission of data/address.
- · Generate a STOP condition on SDA and SCL.
- · Configure the I²C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note: The MSSP Module; when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

9.2.7.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the I^2C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

A typical transmit sequence would go as follows:

- a) User generates a START condition by setting the START enable bit (SEN) in SSPCON2.
- SSPIF is set. The module will wait the required start time before any other operation takes place.
- c) User loads SSPBUF with address to transmit.
- Address is shifted out the SDA pin until all 8 bits are transmitted.
- MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) MSSP module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) User loads SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all 8 bits are transmitted.
- MSSP module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) User generates a STOP condition by setting the STOP enable bit, PEN, in SSPCON2.
- Interrupt is generated once the STOP condition is complete.

9.2.8 BAUD RATE GENERATOR

In I^2C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 9-10). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr), on the Q2 and Q4 clock.

In I²C Master mode, the BRG is reloaded automatically. If clock arbitration is taking place, the BRG will be reloaded when the SCL pin is sampled high (Figure 9-11).

Note: Baud Rate = Fosc / (4 * (SSPADD + 1))

FIGURE 9-10: BAUD RATE GENERATOR BLOCK DIAGRAM

© 2001 Microchip Technology Inc.

9.2.11 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address, is accomplished by simply writing a value to SSPBUF register. This action will set the Buffer Full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time spec). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit (ACKSTAT) is cleared. If not, the bit is set. After the ninth clock, the SSPIF is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 9-14).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

9.2.11.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

9.2.11.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

9.2.11.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$, and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.



© 2001 Microchip Technology Inc

13.0 INSTRUCTION SET SUMMARY

Each PIC16F87X instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F87X instruction set summary in Table 13-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 13-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
£	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
то	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs.

Table 13-2 lists the instructions recognized by the $\ensuremath{\mathsf{MPASM^{TM}}}$ assembler.

Figure 13-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with	
future PIC16F87X products, do not use the	
OPTION and TRIS instructions.	

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

@ 2001 Microchip Technology Inc.

Subsystem: KERNEL Subsystem: KERNEL

Mnem	onic,	Description	Cycles		14-Bit	Status			
Operands		Description	Cycles	MSb			LSb	Affected	Notes
·····		BYTE-ORIENTED FILE REGI	STER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z.	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	$0 \times x 0$	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	с	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	l c	1.2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C.DC.Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1.2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIST	ER OPER	ATION	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERATI	ONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk	.	
CLRWDT	-	Clear Watchdog Timer	1.	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	lkkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000	1	
SLEEP	-	Go into standby mode	1.	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1 1	11		kkkk	kkkk	C,DC,Z	
KORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	ž	

TABLE 13-2: PIC16F87X INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

DS30292C-page 136

13.1 Instruction Descriptions

ADDLW	Add Literal and W				
Syntax:	[<i>label</i>] ADDLW k				
Operands:	0 ≤ k ≤ 255				
Operation:	$(W) + k \rightarrow (W)$				
Status Affected:	C, DC, Z				
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.				

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b ≤ 7
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f				
Syntax:	[/abel] ADDWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) + (f) \rightarrow (destination)				
Status Affected:	C, DC, Z				
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.				

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	1 -→ (f)
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[/abe/] ANDLW k
Operands:	0 ≤ k ≤ 255
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b < 7
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruc- tion is discarded and a NOP is executed instead, making this a 2Tcy instruction.
BTFSC	Bit Test, Skip if Clear
Syntax:	[/abe/] BTFSC f,b

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Syntax:	[/abe/] BTFSC f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b ≤ 7
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

© 2001 Microchip Technology Inc.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[label] CALL k	Syntax:	[label] CLRWDT
Operands:	0 ≤ k ≤ 2047	Operands:	None
Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>	Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \end{array}$
Status Affected: Description:	None . Call Subroutine. First, return	Status Affected:	1 → PD TO, PD
	address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the <u>prescaler of</u> the WDT. Status bits TO and PD are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	0 ≤ f ≤ 127
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

a two-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	$(\tilde{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W	DECF	Decrement f
Syntax:	[label] CLRW	Syntax:	[/abe/] DECF f,d
Operands: Operation:	Nопе 00h → (W)	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation.	$1 \rightarrow Z$	Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.	Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DS30292C-page 138

DECFSZ	Decrement f, Skip if 0	
Syntax:	[label] DECFSZ f,d	
Operands:	$0 \le f \le 127$ d $\in [0,1]$	
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, then a NOP is executed instead	

GOTO	Unconditional Branch	
Syntax:	[label] GOTO k	
Operands:	$0 \le k \le 2047$	
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>	
Status Affected:	None	
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.	

INCFSZ	Increment f, Skip if 0	
Syntax:	[label] INCFSZ f,d	
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0	
Status Affected:	None	
Description:	None The contents of register 'f are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2TcY instruction.	

IORLW	Inclusive OR Literal with W	
Syntax:	[label] IORLW k	
Operands:	$0 \le k \le 255$	
Operation:	(W) .OR. $k \rightarrow$ (W)	
Status Affected:	Z	
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.	

INCF	Increment f	
Syntax:	[label] INCF f,d	
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	
Operation:	(f) + 1 \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f	
Syntax:	[label] IORWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	
Operation:	(W) .OR. (f) \rightarrow (destination)	
Status Affected:	Z	
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.	

© 2001 Microchip Technology Inc.

MOVF	Move f	NOP	No Operation
Syntax:	[label] MOVF f,d	Syntax:	[label] NOP
Operands:	$0 \le f \le 127$	Operands:	None
	d ∈ [0,1]	Operation:	No operation
Operation:	$(f) \rightarrow (destination)$	Status Affected:	None
Status Affected:	Z	Description:	No operation.
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.		

MOVLW	Move Literal to W [label] MOVLW k	
Syntax:		
Operands:	$0 \le k \le 255$	
Operation:	$k \rightarrow (W)$	
Status Affected:	None	
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.	

RETFIE	Return from Interrupt	
Syntax:	[label] RETFIE	
Operands:	None	
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$	
Status Affected:	None	

MOVWF	Move W to f	
Syntax:	[label] MOVWF f	
Operands:	$0 \le f \le 127$	
Operation:	$(W) \rightarrow (f)$	
Status Affected:	None	
Description:	Move data from W register to register 'f'.	

RETLW	Return with Literal in W	
Syntax:	[label] RETLW k	
Operands:	$0 \le k \le 255$	
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$	
Status Affected:	None	
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	

DS30292C-page 140

-

Ernac assignment * +

81.5

PIC16F87X

RLF	Rotate Left f through Carry	
Syntax:	[label] RLF f,d	
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.	
	C Register f	

SLEEP	
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP

mode with the oscillator stopped.

RETURN **Return from Subroutine** [label] RETURN Syntax: Operands: None $\mathsf{TOS}\to\mathsf{PC}$ Operation: Status Affected: None Description: Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RRF	Rotate Right f through Carry	
Syntax:	[label] RRF f,d	
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f.	

C Regis	ster f

SUBLW	Subtract W from Literal	
Syntax:	[label] SUBLW k	
Operands:	0 ≤ k ≤ 255	
Operation:	$k \text{ - } (W) \to (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.	

SUBWF	Subtract W from f	
Syntax:	[<i>label</i>] SUBWF f,d	
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	
Operation:	(f) - (W) \rightarrow (destination)	
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	

© 2001 Microchip Technology Inc.

SWAPF	Swap Nibbles in f	XORWF	Exclusive OR W with f
Syntax:	[label] SWAPF f,d	Syntax:	[<i>label</i>] XORWF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
•	(f<3:0>) → (destination<7:4>), (f<7:4>) → (destination<3:0>) None	Operation:	(W) .XOR. (f) \rightarrow (destination)
		Status Affected:	Z
Status Affected:		Description:	Exclusive OR the contents of the
Description:	The upper and lower nibbles of register 'f are exchanged, If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.	W register with register if. If 'c 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	

XORLW	Exclusive OR Literal with W		
Syntax:	[label] XORLW k		
Operands:	0 ≤ k ≤ 255		
Operation:	(W) .XOR. $k \rightarrow (W)$		
Status Affected:	Z		
Description:	The contents of the W register are XOR'ed with the eight-bit lit- eral 'k'. The result is placed in the W register.		

DS30292C-page 142