An Fpga-Based Reconfigurable Digital Chip Tester

Eeo , Ai Ting (2010) An Fpga-Based Reconfigurable Digital Chip Tester. [Final Year Project] (Unpublished)

[thumbnail of EEO_AI_TING.pdf]
Preview
PDF
EEO_AI_TING.pdf

Download (1MB)

Abstract

This project presents the project work and results of an FPGA-based Reconfigurable Digital Chip Tester. The aim of this project is to achieve a reconfigurable, userfriendly
and cost-effective digital chip tester for users to perform chip testing on the most commonly used digital ICs.

Item Type: Final Year Project
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE: Engineering > Electrical and Electronic
Depositing User: Users 5 not found.
Date Deposited: 11 Jan 2012 12:23
Last Modified: 25 Jan 2017 09:43
URI: http://utpedia.utp.edu.my/id/eprint/796

Actions (login required)

View Item
View Item