

**THE INVESTIGATION OF SWITCHING LOSSES IN A HIGH  
POWER FACTOR BUCK CONVERTER USING THE STATE OF  
THE-ART COOLMOS DEVICES**

**CHE SAROJA KATANI BINTI HUSIN**

**ELECTRICAL AND ELECTRONICS ENGINEERING  
UNIVERSITI TEKNOLOGI PETRONAS  
DECEMBER 2004**

CERTIFICATION OF APPROVAL


**The Investigation of Switching Losses in a High Power Factor Buck Converter  
Using The State ofThe-Art CoolMos Device**

by

Che Saroja Katani Binti Husin

A project dissertation submitted to the  
Electrical & Electronics Engineering Programme  
Universiti Teknologi PETRONAS  
In partial fulfillment of the requirement for the  
BACHELOR OF ENGINEERING (Hons)  
(ELECTRICAL AND ELECTRONICS ENGINEERING)

Approved by,



(Nor Zaihar Bin Yahaya)

UNIVERSITI TEKNOLOGI PETRONAS

TRONOH, PERAK

December 2004

## CERTIFICATION OF ORIGINALITY

This is to certify that I am responsible for the work submitted in this project, that the original work is my own except as specified in the references and acknowledgements, and that the original work contained herein have not been undertaken or done by unspecified sources or persons.



---

Che Saroja Katani Binti Husin

## ABSTRACT

Switching losses is one of the phenomena that occur in power electronic fields, which cause the imperfection of the output waveform. There are lots of ways defined it encounter this problem such as snubber usage, tapped-inductor, MOSFETS and etc. In this century, semiconductor field came out with the revolution of the MOSFET, which is called CoolMOS in order to reduce the switching losses and give high efficiency. The CoolMOS become famous as it can reduce 80% reduction of switching losses and low cost. CoolMOS technology - developed for the production of charge-compensated devices - is presented. Due to its novel internal structure, the device offers a dramatic reduction in on-state resistance with a completely altered voltage dependence of the device capacitance. If the power factor is small which is below than 0.85, it causes large amount of power loss ( $Losses = I^2R$ ) and power that should apply not achieved as target. In worst cases it causes equipment damaged and power supply trip. This will affect whole process especially for manufacturing company. Basically, this project needs to evaluate the performance of CoolMOS in improving the switching losses especially in Buck Converter. The main focus is on the parameters that contributing in developing high power factor. Its mean that selection of components used is very important such as inductor value. As conclusion, Buck converter is one of the best methods to investigate power factor correction. Moreover, CoolMOS device is a good device which should be varies its application in the future.

## **ACKNOWLEDGEMENT**

The authors would like to thank numerous individuals for their tremendous support in performing this project. Deepest gratitude goes to the authors' supervisors; Mr. Nor Zaihar Bin Yahaya for their tremendous support through out the process. Millions of thanks to the technicians and friends, who have been very co-operative and understanding. The authors also would like to thank the lecturers of Electrical Engineering Program of UTP, who have been very helpful and resourceful while guiding us. Last but not least, I would like to thank all of our friends who have helped me in their own way.

## TABLE OF CONTENTS

	<i>Page</i>
<b>CERTIFICATION OF APPROVAL .....</b>	i
<b>CERTIFICATION OF ORIGINALITY .....</b>	ii
<b>ABSTRACT .....</b>	iii
<b>ACKNOWLEDGEMENT .....</b>	iv
<b>TABLE OF CONTENT .....</b>	v
<b>LIST OF FIGURES .....</b>	vii
<b>LIST OF TABLES .....</b>	ix
<b>1. CHAPTER 1</b>	
1.0 Introduction.....	1
1.1 Background of Study.....	1
1.2 Problem Statement.....	2
1.3 Objective and Scope of Study.....	3
<b>2. CHAPTER 2</b>	
2.0 Literature review and / or theory .....	5
2.1 Power factor .....	8
2.2 CoolMOS.....	10

<b>3. CHAPTER 3</b>	
3.0 Methodology and project work .....	14
3.1 Procedure identification and tool required.....	14
<b>4. CHAPTER 4</b>	
4.0 Results simulation .....	22
4.1 Results experiment.....	31
4.2 Discussions .....	40
<b>5. CHAPTER 5</b>	
5.0 Recommendation and Conclusion.....	42
<b>6. CHAPTER 6</b>	
5.0 References .....	43
<b>7. CHAPTER 7</b>	
7.0 Appendices .....	44

## LIST OF FIGURES

	<i>Page</i>	
1.0	Figure 1 – Basic of Buck Converter Circuit	1
2.0	Figure 2 –Buck converter circuit	5
3.0	Figure 3 - Switching characteristic of Buck Converter a) during Turn-on b) during Turn-off	6
4.0	Figure 4 - Idealized current and voltage waveforms; current commutates from diode to switch.	7
5.0	Figure 5 – Calculation of Power Factor	8
6.0	Figure 6 - Cell structure of CoolMOS	10
7.0	Figure 7 – Comparison of the voltage dependency of the area specific $R_{DSon}$ : CoolMOS vs. conventional power MOSFET	12
8.0	Figure 8- Layout of the CoolMOS – SPB07N60C3	13
9.0	Figure 9 - Expected diodes switching characteristics	13
10.0	Figure 10: Flow diagram for semester 1	14
11.0	Figure 11: Flow diagram for semester 2	15
12.0	Figure 9 - Sample screen of Ultiboard 2001 software in order to work out the PCB	18
13.0	Figure 13: Digital oscilloscope for displaying the waveform	19
14.0	Figure 14: Function generator for triggered the V pulse	20
15.0	Figure 15: Power supply for input voltage	20
16.0	Figure 16 - List of apparatus that used in the experiment	21
17.0	Figure 17 - The circuit the have been modified for simulation used	24
18.0	Figure 18 - Waveform that show point of switching losses	24
19.0	Figure 19 - Region of switching losses during Diode during Turn-off	25
20.0	Figure 20 - Region of switching losses during CoolMOS during Turn-on	25
21.0	Figure 21 - Waveform of CoolMOS during switching	26
22.0	Figure 22 - Region of switching losses during CoolMOS during Turn-off	26
23.0	Figure 23 - Comparison of waveform between low and high power factor	27



24.0	Figure 24 - Region of switching losses during Turn – on (different power factor)	27
25.0	Figure 25 - Region of switching losses during Turn – off (different power factor)	28
26.0	Figure 26 - Waveform of Peak Reverse recovery Current (different power factor)	28
27.0	Figure 27 – Calculation of power losses	29
28.0	Figure 28: The trend of peak reverse recovery current	30
29.0	Figure 29: The trend of CoolMOS Turn – on loss (nJ)	30
30.0	Figure 30: The influence of inductor value to the power factor	31
31.0	Figure 31 - Layout of the circuit during experiment	32
32.0	Figure 32 - Layout of components using the Ultiboard	32
33.0	Figure 33 - Circuit with extra resistor	33
34.0	Figure 34 - Waveform of the V pulse triggered to the CoolMOS	34
35.0	Figure 35 - Waveform of the Voltage output	34
36.0	Figure 36 -Waveform of Peak Reverse recovery Current (pf = 0.998)	35
37.0	Figure 37: The trend of peak reverse recovery current (mA)	36
38.0	Figure 38: The trend of CoolMOS Turn – on loss (nJ)	36
39.0	Figure 39: Comparison results of peak reverse recovery current (mA)	37
40.0	Figure 40: Comparison results of CoolMOS Turn – on loss (nJ)	37
41.0	Figure 41: Comparison of waveform between MOSFET and CoolMOS	38
42.0	Figure 42: Waveform of Peak Reverse recovery Current	38
43.0	Figure 43: Region of switching losses during Turn – on	39
44.0	Figure 44: Region of switching losses during Turn – off	39
45.0	Figure 45: Comparison of Turn – on loss (nJ) between CoolMOS and MOSFET	40

## LIST OF TABLE


	<i>Page</i>
1.0 Table 1: Relationship between inductor value and power factor (currently)	23
2.0 Table 2: Switching Losses produced by different power factor	29
3.0 Table 3: Switching Losses produced by different power factor (experiment)	35
4.0 Table 4: Total switching Energy loss between CoolMOS and MOSFET	40

# CHAPTER 1

## INTRODUCTION

### 1.1 BACKGROUND OF PROJECT

A switching technique that improves performance of the high-power-factor buck converter by reducing switching losses is introduced. The losses are reduced by an enhancement of MOSFET devices, which is CoolMOS. A buck converter circuit consists only an inductor, a capacitor, a resistor, a power diode and a switch (CoolMOS) has inherent power factor correction properties and continuous input current (*Figure 1*). Moreover, this type of converter is a very attractive solution to implement power factor correction in many applications. By using buck converter, it causes low cost and simple circuit. This converter provides an output voltage (or bus voltage) lower than the peak line voltage, been very suitable for medium and low output voltage application.



*Figure 1: Basic circuit of Buck converter circuit*

CoolMOS is a new revolutionary technology for high voltage power MOSFET. It has a few similarities with MOSFET but more advances in which MOSFET does not have capability to do it. The revolutionary CoolMOS power MOSFET family enables a significant reduction of conducting (up to 80%) and switching losses (up to 50%) in power electronic systems [1].

## 1.2 PROBLEM STATEMENT

Switching losses is one of the phenomena that occur in power electronic fields, which cause the imperfection of the output waveform. It is influence by many factors. One of them is power factor contribution to the circuit. Moreover, power factor problem also cause big issue especially to the power plant generator such as Tenaga Nasional Berhad (TNB). As a result, TNB took an action that the power factor must not less than 0.85. Penalty will be fined to those disobey that rule. For TNB itself, they took an action by adding up capacitor bank in order to recover that such of problem.

If the power factor is small which is below than 0.85, it causes large amount of power loss ( $\text{Losses} = I^2R$ ) and power that should apply not achieved as target. In worst cases it causes equipment damaged and power supply trip. This will affect whole process especially for manufacturing company.

In order to avoid such as incident we have to make sure that power factor is always bigger than 0.85 which is optimized with the circuit constructed. The best parameter for power factor is almost to unity power factor which is equal to 1. To succeed in overcome this problem, we must be alert with capacitor and inductor value. Both are very important in contributing to achieve high power factor. Lastly, Buck converter circuit is the easiest circuit in order to perform this investigation.

## **1.3 PROJECT OBJECTIVE**

Basically, this project needs to evaluate the performance of CoolMOS in improving the switching losses especially in Buck Converter. This includes research on power factor contribution in Buck Converter circuit. The main focus is on the parameters that contributing in developing high power factor. Its mean that selection of components used is very important such as inductor value. By conducting this investigation and research, it is hoped that these findings encourage further development of CoolMOS in encounter the switching losses in the Buck Converter circuit and at the same time able to upgrade the switching performance.

### **1.3.1 Objectives**

The main objectives of this project are:

- (a) To investigate the switching losses in Buck Converter.
- (b) To monitor the influence of power factor correction to the Buck Converter circuit.
- (c) To study on the characteristics of CoolMOS and MOSFET family.
- (d) To be able to construct design circuit using CoolMOS in Buck Converter circuit
- (e) To be able to do simulation on PCB.
- (f) Produced a prototype of the circuits.
- (g) Run a few experiments and able to prove the simulation is correct.

### **1.3.2 Scope of Study**

In this study, the basic knowledge of power factor will be studied and practically using the a few software such as Pspice software to be able simulating the circuit. Besides, this investigation also will be focused on the effects of power factor in switching losses and also influence of the CoolMOS device in the circuit. In this research, power factor play important role and the characteristic of

CoolMOS need to study more deeply in order to make sure that all the components are attached together.

Besides, a prototype of the circuit needs to be constructed. New software like Multisim and Ultiboard used to evaluate the performances of switching losses by undergo some experiment using PCB.

### **1.3.3 Gantt Chart**

Gantt chart is attached in **Appendix 1** and **Appendix 2** for the time frame.


## CHAPTER 2

### LITERATURE REVIEW AND THEORY

#### 2.1 Buck Converter

Buck converter is a very attractive solution to implement power factor correction in many applications. By using buck converter, the standard can be met with a very simple and low cost circuit (*Figure 2*). This converter provides an output voltage (or bus voltage) lower than the peak line voltage, been very suitable for medium and low output voltage applications.

Thus, it has been proposed in hard requirements low output voltage power supplies based on two-stage conversion structures. Also, it has been proposed in the design of electronic ballast with power factor correction. The wide interest on the application of this converter has led to the development of an average small-signal model to become more easy and effective the design of the output voltage control loop [1].



*Figure 2: Buck converter circuit [2]*

### 2.1.1 During Turn - on

Inductor voltage

$$v_L = V_g - v(t)$$

Small ripple approximation:

$$v_L \gg V_g - V$$


Knowing the inductor voltage, we can now find the inductor current via

$$v_L(t) = L \left( \frac{di_L(t)}{dt} \right)$$

Solve for the slope:

$$\frac{di_L(t)}{dt} = \left( \frac{v_L(t)}{L} \right) \approx V_g - \frac{V}{L} \quad \text{The inductor current changes with an essentially constant}$$

slope



**Figure 3: Switching characteristic of Buck Converter a) during Turn-on b) during Turn-off [3]**

### 2.1.2 During Turn - off

Inductor voltage

$$v_L(t) = -v(t)$$

Small ripple approximation:

$$v_L(t) \gg -V$$

Knowing the inductor voltage, we can again find the inductor current via



$$v_L(t) = L \left( \frac{di_L(t)}{dt} \right)$$

Solve for the slope:  $\frac{di_L(t)}{dt} = \left( \frac{v_L(t)}{L} \right) \approx -\frac{V}{L}$

The inductor current changes with an essentially constant slope.





Figure 4: Idealized current and voltage waveforms; current commutates from diode to switch [4].

## 2.2 Power factor

The term power factor is borrowed from elementary AC circuit theory.



**Figure 5: Calculation of Power Factor**

Power factor is a quantity which has important implications when sizing a power supply system. Power is a measure of the delivery rate of energy and in DC (direct current) electrical circuits is expressed as the mathematical product of Volts and Amps (Power = Volts x Amps).

However, in AC (alternating current) power system, a complication is introduced; namely that some AC current (Amps) may flow into and back out of the load without delivering energy. This current, called reactive or harmonic current, gives rise to an “apparent” power (Volts x Amps) which is larger than the actual power consumed.

This difference between the apparent power and the actual gives rise to the power factor. The power factor is equal to the ratio of the actual power to the apparent power. Always a value between (0.0) and (1.0), the higher the number the greater / better the power factor. The bigger the power factor is the perfect the system is [5].

$$\text{POWER FACTOR} = \frac{\text{Real Power}}{\text{Apparent Power}}$$

### 2.2.1 Effects of Power Factor

1. **System Capacity** - Your kVA is the total power available. Your useful power kW = (kVA)(pf). The higher the system power factor, the more system capacity that is available. With more system capacity, voltage will remain more stable as loads are cycled on and off. Also more loads can be added to the system as needed.
2. **System Losses** - With a higher Power Factor, less current flows through your system. There is less power lost ( $I^2R$  losses) to heating of cables, bus bars, transformers, panels, etc. These devices will run cooler and last longer too.
3. **Utility Charges** - Electric utilities must maintain a high Power Factor on their distribution system for efficiency. They will typically bill customers for a low Power Factor or they may bill on kVA demand, which Power Factor will affect. Most utilities that bill a Power Factor penalty require a user to maintain a 95% Power Factor to avoid penalty.

### 2.2.2 Advantages of Power Factor Correction:-

*The main advantages of the Power Factor Correction are:*

1. The electrical load on the Utility is reduced, thereby allowing the Utility to supply the surplus power to other consumers, without increasing its generation capacity.
2. Most of the Utilities impose low power factor penalties. By correcting the power factor, this penalty can be avoided.
3. High power factor reduces the load currents. Therefore, a considerable saving is made in the hardware cost, such as cables, switchgear, substation transformers, etc.

## 2.3 CoolMOS




Figure 6: Cell structure of CoolMOS [6]

### Characteristic of CoolMOS

- Blocking voltage  $V_{ds}$  of 600V and 800V
- Lowest on-resistance reduced by a factor of up to 7 compared with standard devices
- Extremely fast controllable switching speed
- Ultra-low gate charge
- Avalanche-rated
- Compatible gate control

### Benefits of CoolMOS

- Favorable for a wide range of application areas
- Highest conversion efficiency
- Lowest switching losses with adjustable EMI behavior
- Full rectangular SOA offers maximum system reliability
- Best with low driving ICs as well as for high-end solutions


## COOLMOS<sup>TM</sup> DEVICE CONCEPT AND ON STATE RESISTOR

The CoolMOS<sup>TM</sup> concept (comparing to a conventional high voltage power MOSFET is shown in *Figure 6*) offers here a new approach to overcome the challenge of the drift zone resistance. The electrical conductivity is provided by majority carriers only. There is no bipolar current contribution; the switching losses are hence equal to that of conventional MOSFETs. The conduction losses as shown in *Figure 7* have however been cut down by a factor of 5 versus this conventional technology. The doping of the voltage sustaining layer is rise by roughly one order of magnitude; additional vertical p-stripes are inserted into the structure, which compensate the surplus current conducting n-charge. When the transistor is reverse biased, a lateral electric field is built up, which drives the charge towards the contact regions. The space charge layer builds up along the physical pnjunction line and spreads at a voltage around 50V across the whole p-/n-striped structure. The drift zone is now completely depleted and acts like the voltage sustaining layer of a pin-structure. If the voltage is further increased, the electrical field rises linearly without any further expansion of the space charge layer. No current flows through the space charge layer.

Both carrier types are driven by very low electric fields within their columns towards the contacts. This behavior is characteristic for charge compensated devices and leads to extremely low losses. The breakdown voltage of the CoolMOS<sup>TM</sup> technology shows a significant dependence of the net charge balance. The net charge balance is the integral of the doping over the whole voltage sustaining layer normalized to the doping of the n-column.

A negative value indicates a surplus of pdoping. The maximum breakdown voltage is achieved, if the charge of the two opposite doped regions cancels each other out perfectly. A remaining net charge contributes to the vertical electric field, transforming the pin-structure in either pn-n or pp-n, respectively. The blocking voltage

therefore decreases. The width of this distribution at the specified blocking voltage limits the production window and is one of the CoolMOS™ main technological challenges.



**Figure 7: Comparison of the voltage dependency of the area specific  $R_{Dson}$ : CoolMOS vs. conventional power MOSFET**

SWITCHING BEHAVIOUR

The equivalent circuitry of the Power diode like Schottky diode is an ideal diode with no switching losses and a capacitor in parallel. When switching the diode off only the voltage depended charging of the capacitor can be observed instead of a typical reverse recovery wave form. As expected there is also no dependence of this capacitive recovery charge (QC) from temperature, forward current or di/dt.

CoolMOS implements a compensation structure in the vertical drift region of a MOSFET in order to reduce the state resistance. Such a structure makes it possible to reduce the on-state resistance  $R_{dson}$  of a 600V MOSFET to one fifth of that of the conventional MOSFET for the same circuit. It also claimed that the CoolMOS achieves the fastest switching speed for the given circuit [7].

Characteristic of CoolMOS – SPB07N60C3:-




Figure 8: Layout of the CoolMOS – SPB07N60C3 [8]




Figure 9: Expected diodes switching characteristics [9]

For more details of the specification of CoolMOS, SPB07N60C3 and also power diode, IDP06E60 can be referring to *Appendix 4* and *Appendix 5*.

# CHAPTER 3

## METHODOLOGY

### 3.0 METHODOLOGY/PROJECT WORK

#### 3.1 Procedure Identification

For the time being, the existence methodology is used and after analyze the data obtained, the methodology will be improved.





Figure 10: Flow diagram for semester 1





**Figure 11: Flow diagram for semester 2**

This project is divided into two phases which is one phases concentrate on the simulation of the circuit using Pspice and another phase focus on hardware implementation. During simulation phase, the circuit is running using the Pspice software to evaluate the performance of CoolMOS device and also the influence of power factor to the switching losses using Buck Converter circuit. In order to make the

simulation work out, there are lots of interface need to be done such as export the CoolMOS library and power diode library, setting on the parameters and time delay to use, the type of output that we need to achieve and etc.

### 3.1.1 Installation

The downloaded CoolMOS modeling package consists of the following files relevant to the PSpice simulator:

- **\*\*\*.lib** files comprising the PSpice code
- **\*\*\*.slb** files providing symbols for the models required by the graphic user interface (GUI) 'Schematics'. (In order to be usable in evaluation versions of the PSpice/Schematics system, each symbol library does not contain more than twenty symbols.)
- **\*\*\*.olb** files comprising symbols for the graphical user interface 'Capture'

If 'Schematics' is used as GUI, the **\*\*\*.lib** files must be installed via the 'Analysis → Library and Include Files' menu. Permanent installation via 'Add Library\*' is recommended. The **\*\*\*.slb** files need to be installed via the menu 'Options → Editor Configuration → Library Settings'.

The installation in 'Capture' is similar. The **\*\*\*.lib** files must be included via the 'PSpice → Edit (New) Simulation Profile → Libraries' menu. Using the 'Add as Global' button will provide the CoolMOS models permanently. The symbol libraries (**\*\*\*.olb** files) need to be included via 'Place → Part → Add Library' [10].

### 3.1.2 Typical Simulation Parameters

As PSpice was originally not designed for power electronics and highly non-linear Components, the standard simulation parameters (Simulation Setup/Options) are often not suitable. In common, the following typical values facilitate convergence:

ABSTOL= 1nA (maximum current accuracy)

CHGTOL= 1pC (maximum charge accuracy)

ITL1= 150 (maximum number of iterations for DC analyses without initial conditions)

ITL2= 150 (maximum number of iterations for DC analyses with initial conditions)

ITL4= 500 (maximum number of iterations for transient analyses time steps)

RELTOL= 0.01 (relative accuracy of voltages and currents)

The CoolMOS and power diode library can be found in infineon website <http://www.infineon.com/simulate> or email to [simulate@infineon.com](mailto:simulate@infineon.com).

This project is continuing for second phases where PCB is needed to conduct experiment on the Buck Converter circuit. In other to achieve the PCB, software like Ultiboard and Multisim is using to perform the arrangements and location of components before printed out the board.

The circuit has been modified in the simulation in order to meet the experimentation. New circuit and detail result is can be seen in the Chapter 4. In the same time, PCB board software in work up using the Ultiboard software. Using the manual the available on how to handle the software, make life easier. It may take a week to finish up the gerber file before hand in to the technician and sample layout can be seen as in *Figure 12*.

**Note** The screen shown below is opened in Section 3.3 of this manual. When you open Ultiboard 2001, the default is no project open.

The menus and toolbars give you access to the necessary commands.

The Birds eye view shows you the design at a glance and lets you easily navigate around the workspace.

The Design Toolbox area lets you manage your design.

The output window gives you useful information on the status of your design.

The workspace is where you build your design.

The status bar displays useful and important information.

**Note** Your workspace will, by default, have a black background; however, for the purposes of this document, we show a white background.

**Figure 12: Sample screen of Ultiboard 2001 software in order to work out the PCB**

## 3.2 Tool required

### 3.2.1 Software


Pspice software simulation

Ultiboard 2001

### 3.2.2 Electronic components

- a) Pulse-width modulating controller,
- b) Transistor switch (CoolMOS) – SPB07N60C3,
- c) Inductor –  $0.4\mu\text{H}$ ,  $2.5\mu\text{H}$ ,  $4.25\mu\text{H}$
- d) Capacitor –  $10\text{ nF}$
- e) Power diode – IDP06E60
- f) Resistor –  $2\ \Omega$ ,  $10\ \Omega$

Detail of list components can be referring to *Appendix 3*.




**DIGITAL OSILOSCOPE**

*Figure 13: Digital oscilloscope for displaying the waveform*




**FUNCTION GENERATOR ( V Pulse)**

*Figure 14: Function generator for triggered the V pulse*



**POWER SUPPLY**

*Figure 15: Power supply for input voltage*



**Measurement of the circuit during experiment**

***Figure 16: List of apparatus that used in the experiment***


## CHAPTER 4

### RESULT AND DISCUSSION

#### 4.0 RESULT

Results are divided into two sections which is simulation result and experimental result. Then, both of the results are compared to get the accuracy of the result.

*Calculations for new inductor value:-*



*When inductor value,  $L = 0.4 \mu\text{H}$ :-*

$$X_c = \frac{1}{\omega c} = \frac{1}{2\pi f c} = \frac{1}{2\pi(50\text{kHz})(10\text{nF})} = 318.31$$

$$X_L = \omega L = 2\pi f L = 2\pi(50\text{kHz})(0.4\mu\text{H}) = 0.1258$$

$$R = \frac{X_c \times R_1}{R_1 + X_c} = \frac{[(318.31) \times (2)]}{(2 + 318.31)} = 1.9875\Omega$$

$$z = \sqrt{R^2 + X_L^2} = \sqrt{(1.9875^2) + (0.1258^2)} = 2\Omega$$

$$\theta = \tan^{-1}\left(\frac{X_L}{R}\right) = \tan^{-1}\left(\frac{0.1258\Omega}{1.9875\Omega}\right) = 3.22^\circ$$

$$p.f = \cos \theta = \cos(3.22^\circ) = 0.998$$



When inductor value,  $L = 2.5 \mu\text{H}$ :-

$$X_c = \frac{1}{\omega c} = \frac{1}{2\pi f c} = \frac{1}{2\pi(50\text{kHz})(10\mu\text{F})} = 318.31$$

$$X_L = \omega L = 2\pi f L = 2\pi(50\text{kHz})(2.5\mu\text{H}) = 0.7854$$

$$R = \frac{X_c \times R_1}{R_1 + X_c} = \frac{[(318.31) \times (2)]}{(2 + 318.31)} = 1.9875\Omega$$

$$z = \sqrt{R^2 + X_L^2} = \sqrt{(1.9875^2) + (0.7854^2)} = 2.137\Omega$$

$$\theta = \tan^{-1}\left(\frac{X_L}{R}\right) = \tan^{-1}\left(\frac{0.7854\Omega}{1.9875\Omega}\right) = 21.56^\circ$$

$$p.f = \cos \theta = \cos(21.56^\circ) = 0.93$$

When inductor value,  $L = 4.25 \mu\text{H}$ :-

$$X_c = \frac{1}{\omega c} = \frac{1}{2\pi f c} = \frac{1}{2\pi(50\text{kHz})(10\mu\text{F})} = 318.31$$

$$X_L = \omega L = 2\pi f L = 2\pi(50\text{kHz})(4.25\mu\text{H}) = 1.3351$$

$$R = \frac{X_c \times R_1}{R_1 + X_c} = \frac{[(318.31) \times (2)]}{(2 + 318.31)} = 1.9875\Omega$$

$$z = \sqrt{R^2 + X_L^2} = \sqrt{(1.9875^2) + (1.3351^2)} = 2.3943\Omega$$

$$\theta = \tan^{-1}\left(\frac{X_L}{R}\right) = \tan^{-1}\left(\frac{1.3351\Omega}{1.9875\Omega}\right) = 33.891^\circ$$


$$p.f = \cos \theta = \cos(33.891^\circ) = 0.83$$

**Table 1: Relationship between inductor value and power factor (currently)**

Value of Inductor	Value of Power factor (cos $\theta$ )
0.4 $\mu\text{H}$	0.998
2.5 $\mu\text{H}$	0.930
4.25 $\mu\text{H}$	0.830


### 4.0.1 Result simulation

The simulation has been conducted using to compare the experiment result with the actual result. The input voltage been used is 50V as trial [11]. The details of the simulation result are as follow:-




*Figure 17: The circuit the have been modified for simulation used*

This is the output waveform produced by the modified circuit.




*Figure 18: Waveform that show point of switching losses*


Measurement for one power factor, pf which is 0.998:-




**Figure 19: Region of switching losses during Diode during Turn-off**



**Figure 20: Region of switching losses during CoolMOS during Turn-on**



**Figure 21: Waveform of CoolMOS during switching**



**Figure 22: Region of switching losses during CoolMOS during Turn-off**

Comparison waveform for three power factor using Buck converter circuit:-




Figure 23: Comparison of waveform between low and high power factor






Figure 24: Region of switching losses during Turn – on (different power factor)




**Figure 25: Region of switching losses during Turn – off (different power factor)**



**Figure 26: Waveform of Peak Reverse recovery Current (different power factor)**

**How to calculate the losses:-**



**Figure 27 – Calculation of power losses**


When we got the value of small box, we need to calculate total box under the region and calculate overall losses [11]. Let's say the total small box under the region is 50. So, overall losses are:-

$$\text{Small box} = 9.875 \text{ pJ with } 50 \text{ box}$$


$$\begin{aligned} \text{Losses} &= 9.875 \text{ pJ} \times 50 \\ &= 49.375 \text{ nJ} \end{aligned}$$

**Table 2: Switching Losses produced by different power factor**

Characteristics	p.f = 0.998	p.f = 0.930	p.f = 0.830
Peak Reverse Recovery Current (mA)	-35.821	-31.981	-21.162
CoolMOS Turn-on loss (nJ)	56.75	67	67.75




*Figure 28: The trend of peak reverse recovery current*



*Figure 29: The trend of CoolMOS Turn – on loss (nJ)*






*Figure 30: The influence of inductor value to the power factor*


From the result above, as we increased the power factor, the switching losses is reduced. So, as conclusion the switching losses is perpendicular to the value of power factor.

#### 4.0.2 Result experiments

After conduct the experiment, the result obtained is slightly different. The voltage input that used to trigger the CoolMOS is 50V. It is important to make sure that V pulse that triggered the CoolMOS is not very high. V pulse is between 3 to 10 V which is almost 40 KHz maximum. As the first stage, equipment problem appear where no current probe to measured the current drop in order to calculate the switching losses. Finally, that problem is overcome by putting extra resistor, 1 ohm along the measured junction.




*Figure 31: Layout of the circuit during experiment*



*Figure 32: Layout of components using the Ultiboard*

*How to measure the switching losses:-*



**Figure 33: Circuit with extra resistor**

First, we measured the voltage trough the extra resistor using channel 1 of the digital oscilloscope. Then, we measured the voltage across the diode using channel 2 of the digital oscilloscope. Finally, we multiply both channels to get the power losses along the diode. Lets say:-

$$V = IR$$

$$\text{Resistor} = 1 \text{ Ohm}$$

$$\text{So, } V = I (1 \text{ Ohm})$$

$$V = I \text{ , current along the diode } \dots \dots \dots (1)$$

$$P = IV \dots \dots \dots (2)$$

Substitute equation (1) into equation (2)

$$P = IV$$

So, the same procedure is applied to others in other to get the power losses.




Figure 34: Waveform of the V pulse triggered to the CoolMOS




Figure 35: Waveform of the Voltage output






Figure 36: Waveform of Peak Reverse recovery Current ( $pf = 0.998$ )

Table 3: Switching Losses produced by different power factor (experiment)

Characteristics	$pf = 0.998$	$pf = 0.930$	$pf = 0.830$
Peak Reverse Recovery Current (mA)	-30.2	-25.4	-18.4
CoolMOS Turn-on loss (nJ)	53.7	62.8	65.9



*Figure 37: The trend of peak reverse recovery current (mA)*



*Figure 38: The trend of CoolMOS Turn – on loss (nJ)*

#### 4.0.2 Comparison results




Figure 39: Comparison results of peak reverse recovery current (mA)






Figure 40: Comparison results of CoolMOS Turn – on loss (nJ)

#### 4.0.4 Extra simulation between CoolMOS and MOSFET

This simulation done is to prove that CoolMOS is a good device in order to reduce the switching losses in Buck Converter circuit. Not only the value of inductor, the device use for switching also play important role in order to reduce the switching losses.




**Figure 41: Comparison of waveform between MOSFET and CoolMOS**




**Figure 42: Waveform of Peak Reverse recovery Current**






**Figure 43: Region of switching losses during Turn – on**



**Figure 44: Region of switching losses during Turn – off**

**Table 4: Total switching Energy loss between CoolMOS and MOSFET**

Characteristics		MOSFET
Peak Reverse Recovery Current (mA)		-74.452
Diode Turn-off (nJ)		5.6
CoolMOS / MOSFET Turn-on loss (nJ)		143



**Figure 45: Comparison of Turn – on loss (nJ) between CoolMOS and MOSFET**

#### 4.1 DISCUSSION

From the results above, it can be seen that the experiment results meet the simulation results although there is slightly different of the figure obtained. May the accuracy of the probe influence the results obtained. It is proved that as we increase the value of power factor, the switching losses will reduced. Higher power factor contribute to the better efficiency of the system.

If power factor is 0.998, the peak reverse recovery current produces is -35.821 mA. But if the power factor is 0.830, the peak reverse recovery current produces is -21.162 mA. Moreover, if power factor is 0.998, the CoolMOS turn – on loss produces is 56.75 nJ. But if the power factor is 0.830, the CoolMOS turn – on loss produces is 67.75 nJ. It is proved that if we increase the power factor the losses will be reduce.

Moreover, CoolMOS perform much better compared to MOSFET. It can reduce almost 50% of switching losses compared to MOSFET. So, as conclusion, in order to achieve high power factor, value of inductor play important rule. As we reduce the value of inductor, power factor value will increase. In order to reduce the switching losses, selection of the value of power factor and switching devices will influences the trend of the losses produce.

## **CHAPTER 5**

### **RECOMMENDATION**

After conduct this project, I feel that it is still weaknesses which can be improved in the future. So, here, there a few recommendations:-

- 1) Use appropriate equipment during experiment such as current probe
- 2) Varies the scope of the project by doing comparison between CoolMOS and MOSFET and IGBT in order to prove that devices are the best among those.
- 3) Ordering of the components must be done earlier in order to avoid late delivery

### **CONCLUSION**

Buck converter provides an output voltage (or bus voltage) lower than the peak line voltage, been very suitable for medium and low output voltage applications. This converter is very suitable in investigation this power factor correction. With the limit of power factor not less than 0.85, switching losses can be reduces by choosing the suitable value of inductor and capacitor in order to produce high power factor. If the power factor bigger and almost unity power factor ( $p.f = 1$ ), the system become more perfect and the best.

Switching devices also important. CoolMOS is one of the best devices because it can reduce almost 50% of switching losses compared to MOSFET.

This project and research will exposed the student to the new development of MOSFETS and semiconductor industry; at the same time gain some knowledge on how to design the circuit of Buck Converter using CoolMOS. Indirectly, it practices us on how to be a good design engineer.

## CHAPTER 6

### REFERENCES

- [1] Abraham I. Pressman, 1998, “*Switching Power Supply Design*”, New York Mc Graw-Hill, Second edition.
- [2] Mohan, Undeland, Robbins, 2003, “*Power Electronics*”, John Wiley & Sons, Inc, Third edition.
- [3] Rochie Ligaya Libby, “*Switching Characteristics of SiC Schottky diodes in a Buck – DC converter*”, Power Electronics Laboratory, Electrical and Electronics Engineering Department
- [4] Udo Steinebrunner “*Fast, faster, fastest! Optimized diodes for switching applications*” by, IXYS Semiconductor GmbH, Lampertheim .
- [5] “Power Factor Correction” [home.earthlink.net/~jimlux/hv/pfc.htm](http://home.earthlink.net/~jimlux/hv/pfc.htm) , [home.earthlink.net/~jimlux/hv/pfc.htm](http://home.earthlink.net/~jimlux/hv/pfc.htm) , [www.ambercaps.com/lighting/power\\_factor\\_correction\\_concepts.htm](http://www.ambercaps.com/lighting/power_factor_correction_concepts.htm)
- [6] Second Generation of CoolMOSTM Fastest High Voltage Switch, Application Note, V1.0, Aug. 2000
- [7] B.K. Bose, 1992, “*Modern Power Electronics Evolution, Technology and Applications*”, Institute of Electrical and Electronics Engineers, Inc
- [8] “CoolMOS” [www.ixys.com/99099.pdf](http://www.ixys.com/99099.pdf) , [www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod\\_cat.jsp?oid=-8176](http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp?oid=-8176) , [www.microcontroller.ru/components/infineon/cool\\_mos.pdf](http://www.microcontroller.ru/components/infineon/cool_mos.pdf)
- [9] Issa Batarseh, 2004, “*Power Electronic Circuits*”, John Wiley & Sons, Inc.
- [10] “PSpice Libraries for CoolMOS Power Transistors” <http://www.infineon.com/simulate>.
- [11] Muhammad H. Rashid, Ph.D., 1996, “*Power Electronics Laboratory Using SPICE*”, Institute of Electrical and Electronics Engineers, Inc.

**CHAPTER 7**  
**APPENDIXES**

## **APPENDIX 1**

### **Gantt chart of the project for semester 1**

No.	Detail/ Week	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
		26/1 30/1	2/2 4/2	9/2 13/2	16/2 20/2	23/2 27/2	1/3 5/3	8/3 12/3	15/3 19/3	22/3 26/3	29/3 2/4	5/4 9/4	12/4 16/4	19/4 23/4	26/4 30/4	3/5 7/5	10/5 14/5	17/5 21/5	24/5 28/5	31/5 4/6
1	<b>Selection of Project Topic</b>																			
	-Propose Topic																			
	-Finalized topic selection																			
2	<b>Preliminary Research Work</b>																			
	-Introduction																			
	-Objective																			
	-List of references/literature																			
	-Project planning management																			
3	<b>Submission of Preliminary Report</b>			●																
4	<b>Project Work</b>																			
	-Reference/Literature																			
	-Practical/Laboratory Work																			
5	<b>Submission of Progress Report</b>								●											
6	<b>Project work continue</b>																			
	-Practical/Laboratory Work																			
	- Simulation																			
7	<b>Submission of Interim Report Final Draft</b>													●						
8	<b>Submission of Interim Report</b>														●					
9	<b>Oral Presentation</b>																			●

● Suggested milestone



Process



Done Process



## **APPENDIX 2**

### **Gantt chart of the project for semester 2**

No.	Detail/ Week	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
		26/7	2/8	9/8	16/8	23/8	30/8	13/9	20/9	27/9	4/10	11/10	18/10	25/10	1/11	8/11	15/11	22/11	29/11	6/12	
		30/7	6/8	13/8	20/8	27/8	3/9	17/9	24/9	1/10	8/10	15/10	22/10	29/10	5/11	12/11	19/11	27/11	3/12	24/12	
1	Project Work Continue -Ordering components																				
2	Submission of Progress Report 1				●																
3	Project Work Continue -Work on PCB																				
4	Submission of Progress Report 2								●												
5	Project work continue -Practical/Laboratory Work - Simulation																				
6	Submission of Draft Report												●								
7	Submission of Final Report (Soft Cover)														●						
8	Submission of Technical Report																●				
9	Oral Presentation																		●		
10	Submission of Final Report (Hard Cover)																			●	

● Suggested milestone

■ Process

■ Done Process

## **APPENDIX 3**

### **List of components use**

## List of components use in experiment:-

### Electronic components:-

- a) Pulse-width modulating controller,
- b) Transistor switch (CoolMOS) – SPB07N60C3,
  - rated -  $V_{DS} @ T_{jmax} = 650 \text{ V}$
  - $I_D = 7.3 \text{ A}$
- c) Inductor –  $0.4\mu\text{H}$ ,  $2.5\mu\text{H}$ ,  $4.25\mu\text{H}$
- d) Capacitor –  $10 \text{ nF}$
- e) Power diode – IDP06E60
  - rated -  $V_{RRM} = 600 \text{ V}$
  - $I_F = 6 \text{ A}$
- f) Resistor –  $2 \Omega (\pm 5\%)$ ,  $10 \Omega (\pm 5\%)$

## **APPENDIX 4**


### **Data sheet of CoolMOS – SPB07N60C3**

**Cool MOS™ Power Transistor**


**Feature**

- New revolutionary high voltage technology
- Ultra low gate charge
- Periodic avalanche rated
- Extreme dv/dt rated
- High peak current capability
- Improved transconductance
- P-TO-220-3-31: Fully isolated package (2500 VAC; 1 minute)

$V_{DS} @ T_{jmax}$	650	V
$R_{DS(on)}$	0.6	$\Omega$
$I_D$	7.3	A



Type	Package	Ordering Code	Marking
SPP07N60C3	P-TO220-3-1	Q67040-S4400	07N60C3
SPB07N60C3	P-TO263-3-2	Q67040-S4394	07N60C3
SPI07N60C3	P-TO262-3-1	Q67040-S4424	07N60C3
SPA07N60C3	P-TO220-3-31	Q67040-S4409	07N60C3



**Maximum Ratings**

Parameter	Symbol	Value		Unit
		SPP_B_I	SPA	
Continuous drain current $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$	$I_D$	7.3 4.6	7.3(1) 4.6(1)	A
Pulsed drain current, $t_p$ limited by $T_{jmax}$	$I_{D\ puls}$	21.9	21.9	A
Avalanche energy, single pulse $I_D=5.5\text{A}, V_{DD}=50\text{V}$	$E_{AS}$	230	230	mJ
Avalanche energy, repetitive $t_{AR}$ limited by $T_{jmax}^{(2)}$ $I_D=7.3\text{A}, V_{DD}=50\text{V}$	$E_{AR}$	0.5	0.5	
Avalanche current, repetitive $I_{AR}$ limited by $T_{jmax}$	$I_{AR}$	7.3	7.3	A
Gate source voltage static	$V_{GS}$	$\pm 20$	$\pm 20$	V
Gate source voltage AC ( $f > 1\text{Hz}$ )	$V_{GS}$	$\pm 30$	$\pm 30$	
Power dissipation, $T_C = 25^\circ\text{C}$	$P_{tot}$	83	32	W
Operating and storage temperature	$T_j, T_{stg}$	-55...+150		$^\circ\text{C}$

**Maximum Ratings**

Parameter	Symbol	Value	Unit
Drain Source voltage slope $V_{DS} = 480\text{V}, I_D = 7.3\text{A}, T_j = 125^\circ\text{C}$	$dv/dt$	50	V/ns

**Thermal Characteristics**

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Thermal resistance, junction - case	$R_{thJC}$	-	-	1.5	K/W
Thermal resistance, junction - case, FullPAK	$R_{thJC\ FP}$	-	-	3.9	
Thermal resistance, junction - ambient, leaded	$R_{thJA}$	-	-	62	
Thermal resistance, junction - ambient, FullPAK	$R_{thJA\ FP}$	-	-	80	
SMD version, device on PCB: @ min. footprint @ 6 cm <sup>2</sup> cooling area <sup>3)</sup>	$R_{thJA}$	-	-	62 35	
Soldering temperature, 1.6 mm (0.063 in.) from case for 10s	$T_{sold}$	-	-	260	$^\circ\text{C}$

**Electrical Characteristics, at  $T_j=25^\circ\text{C}$  unless otherwise specified**

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{V}, I_D=0.25\text{mA}$	600	-	-	V
Drain-Source avalanche breakdown voltage	$V_{(BR)DS}$	$V_{GS}=0\text{V}, I_D=7.3\text{A}$	-	700	-	
Gate threshold voltage	$V_{GS(th)}$	$I_D=350\mu\text{A}, V_{GS}=V_{DS}$	2.1	3	3.9	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=600\text{V}, V_{GS}=0\text{V}, T_j=25^\circ\text{C}$ $T_j=150^\circ\text{C}$	-	0.5 -	1 100	$\mu\text{A}$
Gate-source leakage current	$I_{GSS}$	$V_{GS}=30\text{V}, V_{DS}=0\text{V}$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}, I_D=4.6\text{A}$ $T_j=25^\circ\text{C}$ $T_j=150^\circ\text{C}$	-	0.54 1.46	0.6 -	$\Omega$
Gate input resistance	$R_G$	$f=1\text{MHz}, \text{open drain}$	-	0.8	-	

Electrical Characteristics, at  $T_j = 25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
<b>Characteristics</b>						
Transconductance	$g_{fs}$	$V_{DS} \geq 2 \cdot I_D \cdot R_{DS(on)max}$ , $I_D = 4.6\text{A}$	-	6	-	S
Input capacitance	$C_{iss}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ ,	-	790	-	pF
Output capacitance	$C_{oss}$	$f = 1\text{MHz}$	-	260	-	
Reverse transfer capacitance	$C_{rss}$		-	16	-	
Effective output capacitance, <sup>4)</sup> energy related	$C_{o(er)}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $480\text{V}$	-	30	-	
Effective output capacitance, <sup>5)</sup> time related	$C_{o(tr)}$		-	55	-	
Turn-on delay time	$t_{d(on)}$	$V_{DD} = 380\text{V}$ , $V_{GS} = 0/13\text{V}$ ,	-	6	-	ns
Rise time	$t_r$	$I_D = 7.3\text{A}$ , $R_G = 12\Omega$ ,	-	3.5	-	
Turn-off delay time	$t_{d(off)}$	$T_j = 125^\circ\text{C}$	-	60	100	
Fall time	$t_f$		-	7	15	

**Gate Charge Characteristics**

Gate to source charge	$Q_{gs}$	$V_{DD} = 480\text{V}$ , $I_D = 7.3\text{A}$	-	3	-	nC
Gate to drain charge	$Q_{gd}$		-	9.2	-	
Gate charge total	$Q_g$	$V_{DD} = 480\text{V}$ , $I_D = 7.3\text{A}$ , $V_{GS} = 0$ to $10\text{V}$	-	21	27	
Gate plateau voltage	$V_{(plateau)}$	$V_{DD} = 480\text{V}$ , $I_D = 7.3\text{A}$	-	5.5	-	V

<sup>1</sup>Limited only by maximum temperature

<sup>2</sup>Repetitive avalanche causes additional power losses that can be calculated as  $P_{AV} = E_{AR} \cdot f$ .

<sup>3</sup>Device on  $40\text{mm} \times 40\text{mm} \times 1.5\text{mm}$  epoxy PCB FR4 with  $6\text{cm}^2$  (one layer,  $70\ \mu\text{m}$  thick) copper area for drain connection. PCB is vertical without blown air.

<sup>4</sup> $C_{o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to  $80\% V_{DSS}$ .


<sup>5</sup> $C_{o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to  $80\% V_{DSS}$ .

Electrical Characteristics

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Inverse diode continuous forward current	$I_S$	$T_C = 25^\circ\text{C}$	-	-	7.3	A
Inverse diode direct current, pulsed	$I_{SM}$		-	-	21.9	
Inverse diode forward voltage	$V_{SD}$	$V_{GS} = 0\text{V}$ , $I_F = I_S$	-	1	1.2	V
Reverse recovery time	$t_{rr}$	$V_R = 480\text{V}$ , $I_F = I_S$ ,	-	400	600	ns
Reverse recovery charge	$Q_{rr}$	$di_F/dt = 100\text{A}/\mu\text{s}$	-	4	-	$\mu\text{C}$
Peak reverse recovery current	$I_{rrm}$		-	28	-	A
Peak rate of fall of reverse recovery current	$di_{rr}/dt$	$T_j = 25^\circ\text{C}$	-	800	-	$\text{A}/\mu\text{s}$


**Typical Transient Thermal Characteristics**

Symbol	Value		Unit	Symbol	Value		Unit
	SPP_B_I	SPA			SPP_B_I	SPA	
$R_{th1}$	0.024	0.024	K/W	$C_{th1}$	0.00012	0.00012	Ws/K
$R_{th2}$	0.046	0.046		$C_{th2}$	0.0004578	0.0004578	
$R_{th3}$	0.085	0.085		$C_{th3}$	0.000645	0.000645	
$R_{th4}$	0.308	0.195		$C_{th4}$	0.001867	0.001867	
$R_{th5}$	0.317	0.45		$C_{th5}$	0.004795	0.007558	
$R_{th6}$	0.112	2.511		$C_{th6}$	0.045	0.412	




**1 Power dissipation**

$P_{tot} = f(T_C)$



**2 Power dissipation FullPAK**


$P_{tot} = f(T_C)$



**3 Safe operating area**

$I_D = f(V_{DS})$


parameter:  $D = 0$ ,  $T_C = 25^\circ\text{C}$



**4 Safe operating area FullPAK**

$I_D = f(V_{DS})$


parameter:  $D = 0$ ,  $T_C = 25^\circ\text{C}$



**5 Transient thermal impedance**

$Z_{thJC} = f(t_p)$


parameter:  $D = t_p/T$



**6 Transient thermal impedance FullPAK**

$Z_{thJC} = f(t_p)$


parameter:  $D = t_p/t$



**7 Typ. output characteristic**

$I_D = f(V_{DS})$ ;  $T_J = 25^\circ\text{C}$


parameter:  $t_p = 10 \mu\text{s}$ ,  $V_{GS}$



**8 Typ. output characteristic**

$I_D = f(V_{DS})$ ;  $T_J = 150^\circ\text{C}$

parameter:  $t_p = 10 \mu\text{s}$ ,  $V_{GS}$






**9 Typ. drain-source on resistance**

$$R_{DS(on)} = f(I_D)$$


parameter:  $T_j = 150^\circ\text{C}$ ,  $V_{GS}$



**10 Drain-source on-state resistance**

$$R_{DS(on)} = f(T_j)$$


parameter:  $I_D = 4.6\text{ A}$ ,  $V_{GS} = 10\text{ V}$



**11 Typ. transfer characteristics**

$$I_D = f(V_{GS}); V_{DS} \geq 2 \times I_D \times R_{DS(on)max}$$


parameter:  $t_p = 10\ \mu\text{s}$



**12 Typ. gate charge**

$$V_{GS} = f(Q_{Gate})$$


parameter:  $I_D = 7.3\text{ A}$  pulsed



**13 Forward characteristics of body diode**

$$I_F = f(V_{SD})$$


parameter:  $T_j$ ,  $t_p = 10\ \mu\text{s}$



**14 Typ. switching time**

$$t = f(I_D), \text{ inductive load, } T_j = 125^\circ\text{C}$$


par.:  $V_{DS} = 380\text{ V}$ ,  $V_{GS} = 0/+13\text{ V}$ ,  $R_G = 12\ \Omega$



**15 Typ. switching time**

$$t = f(R_G), \text{ inductive load, } T_j = 125^\circ\text{C}$$


par.:  $V_{DS} = 380\text{ V}$ ,  $V_{GS} = 0/+13\text{ V}$ ,  $I_D = 7.3\text{ A}$




**16 Typ. drain current slope**

$$di/dt = f(R_G), \text{ inductive load, } T_j = 125^\circ\text{C}$$


par.:  $V_{DS} = 380\text{ V}$ ,  $V_{GS} = 0/+13\text{ V}$ ,  $I_D = 7.3\text{ A}$




**17 Typ. drain source voltage slope**  
 $dv/dt = f(R_G)$ , inductive load,  $T_j = 125^\circ\text{C}$   
par.:  $V_{DS}=380\text{V}$ ,  $V_{GS}=0/+13\text{V}$ ,  $I_D=7.3\text{A}$




**19 Typ. switching losses**  
 $E = f(R_G)$ , inductive load,  $T_j=125^\circ\text{C}$   
par.:  $V_{DS}=380\text{V}$ ,  $V_{GS}=0/+13\text{V}$ ,  $I_D=7.3\text{A}$




**18 Typ. switching losses**  
 $E = f(I_D)$ , inductive load,  $T_j=125^\circ\text{C}$   
par.:  $V_{DS}=380\text{V}$ ,  $V_{GS}=0/+13\text{V}$ ,  $R_G=12\Omega$




**20 Avalanche SOA**  
 $I_{AR} = f(t_{AR})$   
par.:  $T_j \leq 150^\circ\text{C}$




**21 Avalanche energy**  
 $E_{AS} = f(T_j)$   
par.:  $I_D = 5.5\text{A}$ ,  $V_{DD} = 50\text{V}$




**23 Avalanche power losses**  
 $P_{AR} = f(f)$   
parameter:  $E_{AR}=0.5\text{mJ}$



**22 Drain-source breakdown voltage**  
 $V_{(BR)DSS} = f(T_j)$




**24 Typ. capacitances**  
 $C = f(V_{DS})$   
parameter:  $V_{GS}=0\text{V}$ ,  $f=1\text{MHz}$




25 Typ.  $C_{OSS}$  stored energy


$$E_{OSS} = f(V_{DS})$$




Definition of diodes switching characteristics




P-TO-220-3-1




P-TO-263-3-2 (D<sup>2</sup>-PAK)



P-TO-262-3-1 (I<sup>2</sup>-PAK)



P-TO-220-3-31 (FullPAK)



Please refer to mounting instructions (application note AN-TO220-3-31-01)

Published by  
Infineon Technologies AG,  
Bereichs Kommunikation  
St.-Martin-Strasse 53,  
D-81541 München  
© Infineon Technologies AG 1999  
All Rights Reserved.

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances.  
For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## **APPENDIX 5**

### **Data sheet of Power Diode – IDP06E60**


**Fast Switching EmCon Diode**
**Feature**

- 600 V EmCon technology
- Fast recovery
- Soft switching
- Low reverse recovery charge
- Low forward voltage
- 175°C operating temperature
- Easy paralleling

**Product Summary**

$V_{RRM}$	600	V
$I_F$	6	A
$V_F$	1.5	V
$T_{imax}$	175	°C

P-TO220-3.SMD      P-TO220-2-2.



Type	Package	Ordering Code	Marking	PIN 1	PIN 2	PIN 3
IDP06E60	P-TO220-2-2.	Q67040-S4480	D06E60	C	A	-
IDB06E60	P-TO220-3.SMD	Q67040-S4481	D06E60	NC	C	A

**Maximum Ratings, at  $T_j = 25^\circ\text{C}$ , unless otherwise specified**

Parameter	Symbol	Value	Unit
Repetitive peak reverse voltage	$V_{RRM}$	600	V
Continuous forward current	$I_F$		A
$T_C=25^\circ\text{C}$		14.7	
$T_C=90^\circ\text{C}$		10	
Surge non repetitive forward current	$I_{FSM}$	29	
$T_C=25^\circ\text{C}$ , $t_p=10$ ms, sine halfwave			
Maximum repetitive forward current	$I_{FRM}$	22	
$T_C=25^\circ\text{C}$ , $t_p$ limited by $T_{jmax}$ , $D=0.5$			
Power dissipation	$P_{tot}$		W
$T_C=25^\circ\text{C}$		46.9	
$T_C=90^\circ\text{C}$		26.6	
Operating and storage temperature	$T_j, T_{stg}$	-55...+175	°C
Soldering temperature	$T_S$	255	°C
1.6mm(0.063 in.) from case for 10s			

**Thermal Characteristics**

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
<b>Characteristics</b>					
Thermal resistance, junction - case	$R_{thJC}$	-	-	3.2	K/W
Thermal resistance, junction - ambient, leaded	$R_{thJA}$	-	-	62	
SMD version, device on PCB:	$R_{thJA}$				
@ min. footprint		-	-	62	
@ 6 cm <sup>2</sup> cooling area <sup>1)</sup>		-	35	-	

**Electrical Characteristics, at  $T_j = 25^\circ\text{C}$ , unless otherwise specified**

Parameter	Symbol	Values			Unit
		min.	typ.	max.	

**Static Characteristics**

Reverse leakage current	$I_R$				$\mu\text{A}$
$V_R=600\text{V}$ , $T_j=25^\circ\text{C}$		-	-	50	
$V_R=600\text{V}$ , $T_j=150^\circ\text{C}$		-	-	500	
Forward voltage drop	$V_F$				V
$I_F=6\text{A}$ , $T_j=25^\circ\text{C}$		-	1.5	2	
$I_F=6\text{A}$ , $T_j=150^\circ\text{C}$		-	1.5	-	

<sup>1)</sup>Device on 40mm\*40mm\*1.5mm epoxy PCB FR4 with 6cm<sup>2</sup> (one layer, 70  $\mu\text{m}$  thick) copper area for drain connection. PCB is vertical without blown air.


Electrical Characteristics, at  $T_j = 25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
<b>Dynamic Characteristics</b>					
Reverse recovery time	$t_{rr}$	-	70	-	ns
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=25^\circ\text{C}$		-	100	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=125^\circ\text{C}$		-	105	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=150^\circ\text{C}$		-	-	-	
Peak reverse current	$I_{rm}$	-	6.5	-	A
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=25^\circ\text{C}$		-	7.4	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=125^\circ\text{C}$		-	7.9	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=150^\circ\text{C}$		-	-	-	
Reverse recovery charge	$Q_{rr}$	-	240	-	nC
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=25^\circ\text{C}$		-	360	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=125^\circ\text{C}$		-	400	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=150^\circ\text{C}$		-	-	-	
Reverse recovery softness factor	S	-	4	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=25^\circ\text{C}$		-	4.8	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=125^\circ\text{C}$		-	4.9	-	
$V_R=400\text{V}$ , $I_F=6\text{A}$ , $di/dt=550\text{A}/\mu\text{s}$ , $T_j=150^\circ\text{C}$		-	-	-	

**1 Power dissipation**

$$P_{tot} = f(T_C)$$


parameter:  $T_j \leq 175^\circ\text{C}$



**2 Diode forward current**


$$I_F = f(T_C)$$

parameter:  $T_j \leq 175^\circ\text{C}$




**3 Typ. diode forward current**

$$I_F = f(V_F)$$



**4 Typ. diode forward voltage**


$$V_F = f(T_j)$$



**5 Typ. reverse recovery time**

$$t_{rr} = f(dI_F/dt)$$


parameter:  $V_R = 400V, T_j = 125^\circ C$



**6 Typ. reverse recovery charge**

$$Q_{rr} = f(dI_F/dt)$$


parameter:  $V_R = 400V, T_j = 125^\circ C$



**7 Typ. reverse recovery current**

$$I_{rr} = f(dI_F/dt)$$


parameter:  $V_R = 400V, T_j = 125^\circ C$



**8 Typ. reverse recovery softness factor**

$$S = f(dI_F/dt)$$


parameter:  $V_R = 400V, T_j = 125^\circ C$



**9 Max. transient thermal impedance**


$$Z_{thJC} = f(t_p)$$

parameter:  $D = t_p/T$






TO-220-2-2



symbol	dimensions			
	[mm]		[inch]	
	min	max	min	max
A	9.70	10.10	0.3819	0.3976
B	15.30	15.90	0.6024	0.6260
C	0.85	0.85	0.0295	0.0335
D	3.55	3.85	0.1398	0.1516
E	2.80	3.00	0.1024	0.1181
F	9.00	9.40	0.3543	0.3701
G	13.00	14.00	0.5118	0.5512
H	17.20	17.80	0.6772	0.7008
J	4.40	4.80	0.1732	0.1890
K	0.40	0.60	0.0157	0.0235
L	1.05 typ.		0.41 typ.	
M	2.54 typ.		0.1 typ.	
N	4.4 typ.		0.173 typ.	
P	1.10	1.40	0.0433	0.0551
T	2.4 typ.		0.095 typ.	
U	8.6 typ.		0.26 typ.	
V	13.0 typ.		0.51 typ.	
W	7.5 typ.		0.295 typ.	
X	0.00	0.40	0.0000	0.0157

TO-220-3-45 (P-TO220SMD)



symbol	dimensions			
	[mm]		[inch]	
	min	max	min	max
A	9.80	10.00	0.3858	0.3937
B	1.3 typ.		0.0512 typ.	
C	1.25	1.75	0.0492	0.0689
D	0.85	1.16	0.0374	0.0453
E	2.54 typ.		0.1 typ.	
F	0.72	0.85	0.0283	0.0335
G	5.08 typ.		0.2 typ.	
H	4.30	4.50	0.1693	0.1772
K	1.28	1.40	0.0504	0.0551
L	9.00	9.40	0.3543	0.3701
M	2.30	2.60	0.0906	0.0984
N	14.1 typ.		0.5551 typ.	
P	0.00	0.20	0.0000	0.0078
Q	3.30	3.80	0.1299	0.1535
R	8° max		8° max	
S	1.70	2.50	0.0669	0.0984
T	0.50	0.65	0.0197	0.0256
U	10.8 typ.		0.4252 typ.	
V	1.35 typ.		0.0532 typ.	
W	6.43 typ.		0.2532 typ.	
X	4.60 typ.		0.1811 typ.	
Y	9.40 typ.		0.3701 typ.	
Z	18.15 typ.		0.6358 typ.	

Published by  
Infineon Technologies AG,  
Bereichs Kommunikation  
St.-Martin-Strasse 53,  
D-81541 München  
© Infineon Technologies AG 1999  
All Rights Reserved.

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances.

For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## **APPENDIX 6**

### **Summary of results**

**SUMMARY OF RESULTS**

Characteristics	p.f = 0.998	p.f = 0.930	p.f = 0.830
Peak Reverse Recovery Current (mA)	-35.821	-31.981	-21.162
Diode Turn-off (nJ)	14.4	16.9	18.2
CoolMOS Turn-on loss (nJ)	56.75	67	67.75

*Table: Summary of Simulation results*

Characteristics	p.f = 0.998	p.f = 0.930	p.f = 0.830
Peak Reverse Recovery Current (mA)	-35.821	-31.981	-21.162
Diode Turn-off (nJ)	15.3	15.8	20.1
CoolMOS Turn-on loss (nJ)	53.7	62.8	65.9

*Table: Summary of Experimentation results*

