Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

INPUT/OUTPUT PROCESSOR IP CORE- ASHl

HASHIM, ABDULLAH SHAMIL (2011) INPUT/OUTPUT PROCESSOR IP CORE- ASHl. Universiti Teknologi PETRONAS. (Unpublished)

Full text not available from this repository.

Abstract

Any computer system has an input/output (I/O) subsystem that enables it to communicate with the outside world via I/O devices (peripherals). The input/output subsystem provides the point ofaccess for a user to enter or get data through peripherals that can be used in various aspects of daily-life applications. However, peripherals are different intheir characteristics in terms of speed (among each otherand with respect to the computer system) and communication protocols which makes it necessary to have such specialized communication links as isolated (dedicated) I/O bus or memorymapped I/O bus between the central processing unit (CPU) and these peripherals. Since the early history of computers, people have tried to resolve peripheral differences through such methods as polling, interrupts, direct memory access and I/O processors. This project aims to build an I/O processor to communicate with peripherals relieving the CPU from I/O tasks and enabling it to perform other tasks in parallel. The project is done for its sponsor Aeste Works (M) Sdn Bhd. It is involved with conducting an extensive study on I/O operations to design a processor that is dedicated to such operations. Within a period of twenty six weeks, the processor was designed and verified. It isnow able to perform the I/O tasks ofboth Universal Serial Bus (USB) and Ethernet. This document is a thesis which presents in details an introduction about the project along with its literature review, methodology, results and discussion. Itends with a conclusion andhighlighting some recommendations.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Programmable Devices
Subject: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 2053 not found.
Date Deposited: 24 Oct 2013 09:12
Last Modified: 19 Jan 2017 15:44
URI: http://utpedia.utp.edu.my/id/eprint/9541

Actions (login required)

View Item View Item