DESIGN-FOR-TESTABILITY (DFT) TECHNIQUE FOR OPEN FAULTS IN CMOS LATCH/FLIP-FLOP

By

MARLIANA BINTI MOHAMMAD

Dissertation submitted in partial fulfillment of the requirements for the Degree Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

June 2008

i

Universiti Teknologi Petronas Bandar Seri Iskandar 31750 Tronoh Perak Darul Ridzuan

CERTIFICATION OF APPROVAL

Design-For-Testability (DFT) Technique For Open Faults In CMOS Latch/Flip-Flop

by

Marliana Binti Mohammad

A project dissertation submitted to the Electrical & Electronics Engineering Programme in Partial Fulfillment of the Requirements for the Degree Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

Approved by.

Mohd aven

(Assoc. Prof. Dr. Mohammad Awan) Final Year Project Supervisor

Universiti Teknologi PETRONAS

Tronoh, Perak

June 2008

ii

CERTIFICATION OF ORIGINALITY

This is to certify that I am responsible for the work submitted in this project, that the original work is my own except as specified in the references and acknowledgements, and that the original work contained herein have not been undertaken or done by unspecified sources or persons.

enh

MARLIANA BINTI MOHAMMAD

ABSTRACT

In this report, CMOS D-latch with and without open faults are designed. Schematics and layout are simulated using Cadence Spectre. The process parameter used in design is Technology AMI06. The results obtained from the simulation are observed for both cases (with open and without open fault). It is proven that there are certain open locations in CMOS D-latch could not be detected instantly. This is where the purpose of designing the DFT comes in. DFT circuitry is added to the D-latch to create voltage competition in the circuit. With DFT circuitry implemented in the Dlatch, the open fault can be detected easily. From observation, the output at the memory state is flipped during testing. The layout for D-latch with added DFT circuitry is also included.

ACKNOWLEDGEMENT

I would like to take this opportunity to acknowledge and thank everyone that has given me all the supports and guidance throughout the whole period of completing the final year project. Firstly, many thanks to the university and the Final Year Project coordinators that have coordinated and made the necessary arrangements for this study.

I must also acknowledge the endless help and support received from my supervisor, Dr Mohammad Awan throughout the whole period of completing the final year project. His guidance and advices are very much appreciated. Apart from that, many thanks to Dr Norhisham and Miss Illani for helping me in Cadence Spectre software learning.

I would also like to thank the lab technician, Mr Musa for his endless support in terms of handling the license problem for the software used. The Graduate Assistance, Mr Saeed's guidance and support throughout the whole period of project are very much appreciated.

Finally, many thanks to my fellow colleagues for their help and ideas throughout the completion of this study. Thank you all.

v

TABLE OF CONTENTS

CERTIFICATION OF APPROVALii
CERTIFICATION OF ORIGINALITYiii
ABSTRACT iv
ACKNOWLEDGEMENT v
LIST OF FIGURESviii
LIST OF TABLESix
LIST OF ABBREVIATIONS
CHAPTER 1: INTRODUCTION1
1.1 Background Of Study1
1.2 Problem Statement1
1.3 Objectives2
1.4 Scope Of Study2
CHAPTER 2: LITERATURE REVIEW
2.1 Complementary MOS (CMOS)
2.2 Latches/Flip-flops4
2.3 Open Faults5
2.4 Other Design-For-Testability Methods7
CHAPTER 3: METHODOLOGY
3.1 Project Flowchart9
3.2 Designing CMOS Latch Without Open Faults10
3.3 Designing CMOS Latch With Open Faults12
3.4 Designing DFT Circuitry13
3.5 Designing Parameters14
3.6 Designing Circuit Layout15

÷

CHAPTER 4: RESULTS AND DISCUSSION	16
4.1 Simulation Result For D-latch Without Open Faults	16
4.2 Simulation Result For D-latch With Open Faults	17
4.3 Simulation Result For D-latch With DFT Circuitry	18
4.4 Testing Open Fault In NMOS area	19
4.5 Testing Open Fault In PMOS area	20
4.5 Testing Open Fault In NMOS and PMOS areas	20
CHAPTER 5: CONCLUSION AND RECOMMENDATION	25
5.1 Conclusion	25
5.2 Recommendation	25
REFERENCES	26
APPENDICES	28
APPENDIX 1 Calculation For Resistive Open Model	29
APPENDIX 2 Testing Open Faults In D Flip-Flop	31
APPENDIX 3 Layout Design Rule Check (DRC) Layout	32
APPENDIX 4 Layout Versus Schematic (LVS) Result	

.

LIST OF FIGURES

Figure 1: a) NMOS b) PMOS
Figure 2: a) D-latch Symbol b) D Flip-Flop Symbol4
Figure 3: Possible Open Locations In D-Latch
Figure 4: Basic Input Of Latch10
Figure 5: D-Latch
Figure 6: D-Latch Schematic In Spectre11
Figure 7: Diode-connected NMOS12
Figure 8: Open Fault In CMOS Latch
Figure 9: D-Latch With DFT Circuitry
Figure 10: D-Latch With DFT Circuitry Layout15
Figure 11: Inputs And Output Of D-Latch In CMOS Implementation16
Figure 12: Inputs And Output Of D-Latch With Open Faults17
Figure 13: Inputs And Output Of D-Latch With DFT Circuitry
Figure 14: Open Fault In NMOS Area
Figure 15: Inputs And Outputs Of D-Latch With Open Fault In NMOS Area19
Figure 16: Open Fault In PMOS Area20
Figure 17: Inputs And Output Of D-Latch With Open Fault In PMOS Area21
Figure 18: Open Fault In NMOS And PMOS Area
Figure 19: Inputs And Output Of D-Latch With Open Fault
In NMOS and PMOS Area22
Figure 20: Simulation results comparison for $R = 100 M\Omega$,
$R = 100 \text{ k}\Omega$, $R = 50 \text{ k}\Omega$, $R = 30 \text{ k}\Omega$ and $R = 10 \text{ k}\Omega$
Figure 21: Comparison between defect and defect free circuit output23
Figure 22: Networks under test

LIST OF TABLES

Table 1: CLOCK, DATA, S parameters	14
Table 2: Truth table for D-latch	16

LIST OF ABBREVIATIONS

v

CMOS -- Complementary Metal-Oxide Semiconductor

DFT – Design For Testability

CPU – Central Processing Unit

 $I_{ddq} \qquad - Quiescent \ Power-Supply \ Current$

IDDT – Transient Power-Supply Current

D-Latch – Data Latch

W/L – Ratio Of Width Over Length

V_{dd} – Drain-To-Drain Voltage

GND -- Ground

DRC -- Design Rule Check

LVS -- Layout Versus Schematic

CHAPTER 1

INTRODUCTION

1.1 Background Of Study

CMOS (Complementary metal-oxide semiconductor) is the semiconductor technology used in the transistors that are manufactured into most of today's computer microchips [8]. Design-for-testability (DFT) is a name for design techniques that add certain testability features to a microelectronics hardware product design. In this project, both concepts will be applied to the working process.

1.2 **Problem Statement**

The impact of resistive-opens is increasing with the latest technologies due to the increase in the number of interconnection layers and connections between layers. CMOS circuit opens are a result of various failure mechanisms during fabrication, resulting in actual breaks in the interconnect wires etc [1]. Memory elements like latches and flip-flops are widely used in the design of CMOS integrated circuits. Resistive opens affecting certain branches are undetected by logic and delay testing [2].

Since the technology nowadays is growing so fast, there is an increased need to evolve the design-for-testability technique for open faults in CMOS circuit. For this project, the DFT technique will be designed by using Cadence Spectre simulator.

1

1.3 Objectives

To design and simulate a CMOS latch with and without open faults.

CMOS latch will be designed using Cadence Spectre schematic. A schematic of CMOS with open fault will be compared to CMOS without the open fault to observe the difference in simulating.

To design the (DFT) technique for open faults in CMOS latch.

The DFT technique to test the open fault in the designed CMOS latch will be designed using the same software (Cadence Spectre). The designed DFT should be able to achieve the desired result which is to detect the open fault in CMOS.

To be able to simulate the DFT designed with Cadence Spectre simulator.

The designed DFT will be simulated using the Cadence Spectre simulator. The result should shows that the designed DFT is successful in detecting the open fault.

1.4 Scope Of Study

This project involved seeking information and research on the behavior of CMOS with open faults. A DFT to test the fault will be designed and simulated. Specifically, the study/project scope involved:

- Research on the information regarding resistive-open faults in CMOS circuit.
- Research on the previous DFT that others have designed.
- Designing CMOS circuit with and without open faults.
- Designing and simulate the DFT circuitry with the designed CMOS circuit.
- Designing layout from designed schematic.

CHAPTER 2

LITERATURE REVIEW

2.1 Complementary MOS (CMOS)

In CMOS technology, both p-type (PMOS) and n-type (NMOS) transistors are used to realize logic functions [17]. NMOS is an n-channel MOSFET and uses negatively charged electrons for electrical current flow. The circuit symbol for NMOS is shown in Figure 1(a). The gate terminal acts as the control electrode for the device. Applying a voltage on the gate electrode determines the current flow between the drain and source terminals.

PMOS uses positive charges for current flow. The circuit symbol for PMOS is shown Figure 1(b). The voltage applied to the gate determines the current flow between the source and drain terminals.



(b)

Figure 1: (a) NMOS (b) PMOS

CMOS logic circuits are based on the concept of using complementary pairs of transistors for switching [13]. If an input signal creates a path through the PMOS to V_{dd} , this will yields a high or logic 1 output. When the input creates a path through NMOS to GND, the output obtained will yields a low or logic 0.

2.2 Latches/Flip-Flops

Several IC designs consist of latches and flip-flops circuit [4]. The basic principle of those circuits is it has an output which can be toggled between two states depending on the circuits' behavior [7][9]. Once the input is put in one state, it remains there until a change in the inputs causes it to toggle again.

A latch is a device that can receive and hold an input bit [9]. A simple D-latch forms the basis for many designs. The symbol of the D-latch is shown in Figure 2(a). The latch is transparent as a change in D is seen at the outputs after a circuit delay time. The design is based on the characteristic of the simplest static storage configuration called bistable circuit. A bistable circuit is one that can store either logic 0 or logic 1.



Figure 2: (a) D-latch symbol (b) D flip-flop symbol

A flip-flop differs from a latch in that it is non-transparent. Non-transparent means a change in D is cannot be seen at the outputs after a circuit delay time [4]. The D-type flip-flop is the most commonly used in CMOS circuit. The basic D flip-flop is a master-slave configuration obtained by cascading two oppositely phased D-latches. The clock signal controls the operation and provides synchronization. The symbol is shown in Figure 2(b).

2.3 Open Faults

CMOS opens are a result of various failure mechanisms during fabrication, resulting in actual breaks in the interconnect wires. [1] has stated that when the resistance in CMOS circuit have a high value, they result in stuck-opens which cause a memory behavior of the node; moderate resistances can be modeled on delay defects.

The stuck-open fault in transistor occurs when the drain or source contact is open [10]. In the stuck open fault model, the transistors are modeled as being permanently open [5], causing a memory effect in the circuit [12]. Despite of having this fault, the latch is still giving the correct output.

A resistive open appears when the conductive material is not completely broken [6]. Usually the open in CMOS circuit is modeled with resistance which can take various ranges of values. Resistive opens in gates can be classified in three cases [3] which are multiple open gates, single open gate in clock signal and single open gate in data signal.

5



Figure 3: Possible open locations in D-latch

Possible open locations in D-latch are shown in Figure 3 [11]. An example of multiple open gates is R2. It is said so because D signal goes as input to both M1 and M4. If open exist in the path of D, it causes open to both M1 and M4, thus the name multiple open gates. As for single open gate in clock signal, the example can be observed at R1. R1 is in the path of clock signal, if the resistance here is high, it creates an open gate for clock signal. The same goes for single open gate in data signal, R3. The data signal is accepted at M1 but not at M4.

2.4 Other Design-For-Testability Methods

Throughout the years, several improvements have been made to open fault models and several studies have been done in fault testing. When considering CMOS technology, open fault becomes a significant one [10]. The fault model deals with physical failures producing a permanent conduction (open).

There are several methods have been proposed over the years on how to detect the faults happen in CMOS [2]. Some of the famous methods are:

- I_{ddq} (Quiescent power supply current) Test: CMOS circuit uses very little power and in standby mode, it draws practically nothing, just the leakage current. Therefore, CMOS circuits with increased leakage current are defective. Such a defect causes current to increase and affect the functionality, the lifetime and the reliability of the circuit. The concept of I_{ddq} test is to validate circuit by measuring and observing the quiescent supply current [18]. I_{ddq} test can be used to detect several faults such as bridging faults, gate oxide defects and some stuck-open faults. One of the disadvantages with this method is that the measurement must be very precise since normal I_{ddq} is very low [15]. This measurement takes a significant amount of time. Other disadvantage is the circuit under test must contain all static devices or else the I_{ddq} will be very high even there is no fault in the circuit.
- I_{DDT} (Transient power supply current) Test: I_{DDT} refers to the current drawn from the power supply during transient switching of CMOS gates [14][15]. It depends on the switching activity during state transitions. When a circuit switches states, a momentary path is established between the supply line V_{dd} and GND. It takes quite some time for the internal node signals to stabilize, this is when I_{DDT} is resulted. I_{DDT} testing is done by measuring the average transient current of the power supply during the

interval from the input change to stable state. The disadvantage of this method is it is difficult to differentiate normal system current transitions and defect results. This is because the circuit test would share power supply rails with other circuits in chip. Thus the fault is undetected due to I_{DDT} pulses from switching in other parts of the chip.

3) Test pattern: The method is to first initialize the gate output and then test for the existence of an open circuit. Generally, stuck-open faults require a sequence of two consecutive patterns to guarantee a test. Testing for stuckopen in P-transistor requires presetting the output node to logic 0 via a setup pattern. Then, applying a test pattern that creates a conducting path to reserve the state to logic 1 and vice versa. There are several weaknesses for this method [16]. First, the timing errors due to differential path delays can cause upsets of the initializing pattern. Second, the test pattern takes longer detection time. Also, if the test patterns are applied at normal speed, the open cannot be detected as the circuit behaves as a dynamic latch. The detection cannot be guaranteed even if the test speed is slowed down [10].

CHAPTER 3 METHODOLOGY

3.1 Project Flowchart



Q

3.2 CMOS Latch Without Open Faults

For the first part of the project, D-latch needs to be designed in analog CMOS using Cadence Spectre software. There are several ways to design the D-latch. To create D-latch, an entry node for the input bit is a must.



Figure 4: Basic input of latch

The value of D is held by the circuit formed by the inverter pair as in Figure 4. The presence of the feedback loop from the output of inverter 2 to the input of inverter 1 provides the desire latching. Clocked CMOS is used to synchronize the data flow by controlling the internal operation of the gate. Every cycle of clock allows a new group of data bits to enter the network.

The latch in Figure 5 uses clocked CMOS inverter as the input stage with clock CK controlling the loading. M1 and M4 are CMOS components for inverter 1. M5 and M8 are CMOS components of inverter 2.



Figure 5: D-latch

When CK = 0, D is admitted into the circuit where it passes through the static inverter, M1 and M4 in Figure 6. When the clock makes a transition to CK = 1, the first stage is driven into Hi-Z state while the feedback loop is closed by the oppositely phased inverter, M5 and M8. This holds the output until the next clock cycle.



Figure 6: D-latch schematic in Spectre

3.3 CMOS Latch With Open Faults

After designing CMOS latch without open faults, next is to design one with the open faults. Open in CMOS circuit is modeled with resistance which can take various ranges of values. Diode-connected NMOS is used to model the open. The resistance value can be calculated using equation below:



Figure 7: Diode-connected NMOS

The calculation for $R = 100 \text{ M}\Omega$, $R = 100 \text{ k}\Omega$, $R = 50 \text{ k}\Omega$, $R = 30 \text{ k}\Omega$ and $R = 10 \text{ k}\Omega$ is given in Appendix 1.

There are certain locations in CMOS that are undetectable. Figure below shows the possible open locations in D-latch. There are more examples of open fault locations in CMOS circuit in Appendix 2. These locations are undetectable as shown in Chapter 4.



Figure 8: Open fault in CMOS latch

3.4 Designing DFT Circuitry

DFT circuitry is designed by adding two transistors which are controlled by two complementary inputs (Figure 9). Input S controls PMOS transistor and input SB controls NMOS transistor. Adding the circuitry to the D-latch circuit will create a voltage competition between the three networks (P-DFT, N-DFT, and the branch under test). The simulation result is shown in Chapter 4.



Figure 9: D-latch with DFT circuitry

To test the opens using the DFT circuitry, for NMOS (PMOS) the state is initialized to logic 1 (logic 0). N-DFT and P-DFT are activated and then deactivated as to invoke the circuit stabilization. The output of the circuit is observed in order to determine the fault detection.

3.5 Designing Parameters

The process parameter used in this project is Technology AMI06. In all the schematics, same parameters are used as to ensure that the results are as predictable. The designed transistor sizes (W/L) for NMOS is $(3\mu/600n)m$ and for PMOS is $(1.5\mu/600n)m$. V_{dd} is set to 3 V. Parameters in CLOCK and DATA input signal are as follows:

PARAMETER	CLOCK	DATA	S
Voltage 1	0 V	2 V	2 V
Voltage 2	2 V	0 V	0 V
Rise time	0.1 ns	0.1 ns	0.1 ns
Fall time	0.1 ns	0.1 ns	0.1 ns
Pulse width	1 ms	1 ms	1 ms
Pulse period	2 ms	3 ms	2 ms

Table 1: CLOCK, DATA, S parameters

Since the pulse period is set to 3 ms, the input pattern fed to the CMOS D-latch is 011011011...and so on.

3.6 Designing Circuit Layout

Physical design is the actual process of creating circuits on silicon. Every layer in CMOS fabrication sequence is defined by a distinct pattern. The process of physical design is performed using layout editor. The completed circuit layout for Dlatch with DFT circuitry is designed manually in Cadence Virtuoso using Technology AMI06. All the parameters such as transistors widths and lengths are the same with the schematic. Design Rule Check (DRC) and Layout Versus Schematic (LVS) results are given in Appendix 3.



Figure 10: D-latch with DFT circuitry layout

CHAPTER 4

RESULTS AND DISCUSSION

4.1 Simulation Result For D-Latch Without Open Faults.

The simulation of the D-latch in CMOS implementation is shown below:



Figure 11: Inputs and output of D-latch in CMOS implementation

In Figure 11, the behavior of the output, Q is observed to be at 'low' state when CLOCK = 1 and DATA = 0. This means whenever the CLOCK = 1 (high), the output Q will follow the state of DATA. For CLOCK = 0 (low), it does not matter what the D input, the output, Q is unaffected and remain in it prior state. This is due to the memory behavior of D-latch. The truth table for the designed D-latch is shown in Table 2.

Table 2: Truth table for D-latch

Inputs		Output
CLK	D	Q
1	0	0
1	1	1
0	X	Q

4.3 Simulation Result For D-Latch With DFT Circuitry.

The simulation result for D-latch with DFT circuitry (from Figure 9) is shown below:



Figure 13: Inputs and output of D-latch with DFT circuitry

It is observed from Figure 13 that there is no difference in the output after the DFT circuitry is added. This shows that the DFT circuitry will not affect the operation of the D-latch.

Next, to prove that with this DFT circuitry the open fault in CMOS D-latch is detectable, open fault is simulated in NMOS, PMOS and both areas.

4.4 Testing Open Fault In NMOS area.



Open fault is created in NMOS area between M7 and M8. The simulation result for Figure 14 is shown below:



Figure 15: Inputs and output of D-latch with open fault in NMOS area.

From the simulation result in Figure 15, the output shown is not the same as in Table 2. The observed output Q, flipped its memory state when S = 1. The flipped state happens only when the circuit tries to retain logic 1 (high). This is due to the fact that NMOS is a pull-down circuit which it is weak at logic 1.

4.5 Testing Open Fault In PMOS area.



Figure 16: Open fault in PMOS area.

Open fault is created in PMOS area between M5 and M6. The simulation result for Figure 16 is shown in Figure 17.



Figure 17: Inputs and output of D-latch with open fault in PMOS area.

From the simulation result in Figure 17, the output shown is not the same as in Table 2. The observed output Q, flipped its memory state when S = 0. The flipped state happens only when the circuit tries to retain logic 0 (low). This is due to the fact that PMOS is a pull-up circuit which it is weak at logic 0.

4.6 Testing Open Faults In NMOS and PMOS areas.



Figure 18: Open faults in NMOS and PMOS areas.

Open fault is created in NMOS area between M7 and M8, and PMOS area between M5 and M6. The simulation result for Figure 18 is shown in Figure 19.



Figure 19: Inputs and output of D-latch with open fault in NMOS and PMOS areas.

From the simulation result in Figure 19, the output shown is not the same as in Table 2. The observed output Q, flipped its memory state when S = 0 for PMOS and S = 1 for NMOS. The flipped state happens only when the circuit tries to retain logic 0 (PMOS) or logic 1 (NMOS).

Schematic and simulation result for D flip-flop is given in Appendix 2.

In order to observe the output behavior for different range of resistance values, the diode-connected NMOS is adjusted to give resistance value of R = 100 M Ω , $R = 100 \text{ k}\Omega$, $R = 50 \text{ k}\Omega$, $R = 30 \text{ k}\Omega$ and $R = 10 \text{ k}\Omega$. Figures below show the output, Q comparison with defect free circuit.



Figure 20: Simulation results comparison for $R = 100 \text{ M}\Omega$, $R = 100 \text{ k}\Omega$, $R = 50 \text{ k}\Omega$, $R = 30 \text{ k}\Omega$ and $R = 10 \text{ k}\Omega$.



Figure 21: Comparison between defect and defect free circuit output

The simulation results show that the outputs for defect circuits are different from defect-free circuit simulation graph. Resistive-opens in NMOS branch is detected by N-DFT complimentary with P-DFT for resistive-opens in PMOS branch. S = 0 will activate the N-DFT. During the activation, there is a competition of the three networks (1) P-DFT, (2) N-DFT and (3) the branch under test (Figure 22). This causes the strength at the testing branch to decrease.



Figure 22: Networks under test

During the deactivation, the circuit tries to stabilize its state. The resistive opens flipped the state of the CMOS latch during memory phase. For NMOS (PMOS) area, the flipped state only happens when the initial state is 1 (0). Thus, the open fault is detected.

CHAPTER 5 CONCLUSION AND RECOMMENDATION

5.1 Conclusion

The simulation result shows that the output Q behaves as desired that is to follow the Data state when the CLOCK is high and to remain its state when the CLOCK is low. However, there are certain open branch situations which give the same output as a defect-free D-latch. This case is adverse in fabrication as this will lead to latent failure. Latent failure must be avoided to maintain the quality of the fabricated products. DFT plays its role in this design where its function is to detect the open branch and give the result at the output. The principle of the DFT is basically to manipulate the voltage strength between the P-DFT, N-DFT, and the branch under test.

5.2 Recommendation

For future works, more fault detections should be implemented on the DFT circuitry. The proposed DFT technique can be improved more by considering the sizing or the location of the circuitry. One should consider on how to optimize the use of the DFT in fault testing and its affect on the performances.

REFERENCES

- [1] Arun, K. and Jacob, A.A., 2002, "Test Generation for Resistive Opens in CMOS" GLSVLSI'02, pp. 65-70.
- [2] Ramirez, A.Z., Espinosa, G. and Champac, V., May 2007, "Design-for-testability Techniques for Opens in Undetected Branches in CMOS Latches and Flip-flops" *IEEE Transactions on VLSI systems, Vol 15.*
- [3] Champac, V.H., Zenteno, Z. and Garcia, J.L., 2005, "Testing of Resistive Opens in CMOS Latches and Flip-flops" *Proceedings of the European Test Symposium* (*ETS*'05), National Institute for Astrophysics, Mexico, pp. 572-577.
- [4] Floyd T.L 2003, Digital Fundamentals (Eight Edition), Prentice Hall, pp. 104-125, pp. 312-417.
- [5] Jayasumana, A.P., Malaiya, K.M. and Rajsuman, R., "Design of CMOS circuit For Stuck-open Fault Testability" *IEEE Journal of Solid State circuits*, Vol 26, pp. 58-61.
- [6] Z. Li, X. Lu, W. Qiu, W. Shi, and D.M.H Walker,"A Circuit Level Fault Model for Resistive Opens and Bridges", Texas A&M University.
- [7] Demassa T.A and Ciccone Z 1996, Digital IC, pp. 1559-1610.
- [8] Bigalow, K <<u>http://www.play-hookey.com/digital/electronics/</u>> (17 Sept 07)
- [9] < <u>http://www.answers.com/topic/latch-electronics</u>> (17 Sept 07)

- [10] A. Rubio, S. Kajihara and K. Kinoshita, 1992, "Class of Undetectable Stuck-Open Branches in CMOS Memory Elements" *IEE Proceedings-G, Vol 13,* pp. 503-506.
- [11] Aissi, C. and Olaniyan, J., 1995, "Design and Implementation of a Fully Testable CMOS D-latch" 5th IPFA '95: Singapore, pp. 194-199.
- [12] Waleed, K.A., Malaiya, Y.K. and Jayasumana, A.P., 1993, "Faulty Behavior of Storage Elements and Its Effects on Sequential Circuits" *IEEE Transaction on VLSI Systems, Vol 1*, pp. 446-452.
- [13] Kim, L.S. and Dutton, R.W., 1990, "Metastability of CMOS Latch/Flip-Flop" IEEE Journal of Solid-State Circuits, Vol 25, pp. 942-951.
- [14] Najwa, A., Anis, N., Ali, C. and Ayman, K., 2004, "Transient Current Testing of Dynamic CMOS Circuits" Proceedings of the 19th IEEE International Symposium.
- [15] Y. Min and Z. Li, 1998, "I_{DDT} Testing versus I_{ddq} Testing" Journal of Electronic Testing: Theory and Applications, pp. 51-55.
- [16] Jerry, M.S., and Charles, F.H., 1989, "Electrical Properties and Detection Methods for CMOS IC Defects" *IEEE CH2696-3*, pp. 159-166.
- [17] <<u>http://tams-www.informatik.uni-hamburg.de/applets/cmos</u>> (23 Jan 08)
- [18] <<u>http://www.qstar.be/html/about_iddq.html</u>> (25 Jan 08)

APPENDIX 1

CALCULATION FOR RESISTIVE OPEN MODEL

$$R_{n} = \frac{1}{\beta_{n} (V_{DD} - V_{Tn})}$$

 $V_{DD} = 3 V.$ $V_{Tn} = 0.7086 V.$

 $V_{DD} - V_{Tn} = 3 - 0.7086 V = 2.2914 V.$

 $C_{ox} = \varepsilon_{ox} / t_{ox} = (3.9)(8.854e^{-14}) / (1.41e^{-8}) = 2.449e^{-5} F/cm^2$.

 $k'_n = \mu_n C_{ox} = (533.6953445) (449e^{-5}) = 0.01307 \text{ A/V}^2.$

 $\beta_n = k'_n (W/L)$

For $R = 10 k\Omega$,

 $\beta_n = 1 / (R_n) (VDD - V_{Tn}) = 1 / (10k) (2.2914) = 4.3641e^{-5} A/V^2.$ (W/L) = 4.3641e⁻⁵ / k'_n = 4.3641e⁻⁵ / 0.01307 = 3.3391e⁻³ If L is fixed at 600 nm, therefore W = 3.3391e⁻³ x 600n = 2 nm.

But Spectre has defined that the minimum value for W is 1.5 μ m. Any values less than the minimum value will be defined as zero. So, for the purpose of getting the resistance value of R = 10 k Ω only, W will be fixed at W = 1.5 μ m. L will be calculated as L = W / 3.3391e⁻³ = 4.4922e⁻⁴ m.

For $R = 30 \text{ k}\Omega$,

 $\beta_n = 1 / (R_n) (VDD - V_{Tn}) = 1 / (30k) (2.2914) = 1.4547e^{-5} A/V^2.$ (W/L) = 1.4547e⁻⁵ / k'_n = 1.4547e⁻⁵ / 0.01307 = 1.1130e⁻³ L = W / 1.1130e⁻³ = 1.3477 mm. $\beta_n = 1 / (R_n) (VDD - V_{Tn}) = 1 / (50k) (2.2914) = 8.7283e^{-6} A/V^2.$ (W/L) = 8.7283e^{-6} / k'_n = 8.7283e^{-6} / 0.01307 = 6.6781e^{-4} L = W / 6.6781e^{-4} = 2.2461 mm.

For $R = 100 \text{ k}\Omega$,

 $\beta_n = 1 / (R_n) (VDD - V_{Tn}) = 1 / (100k) (2.2914) = 4.3641e^{-6} A/V^2.$ (W/L) = 4.3641e^{-6} / k'_n = 4.3641e^{-6} / 0.01307 = 3.3391e^{-4} L = W / 3.3391e^{-4} = 4.4922 mm.

For $R = 100 M\Omega$,

 $\beta_n = 1 / (R_n) (VDD - V_{Tn}) = 1 / (100M) (2.2914) = 4.3641e^{-9} A/V^2.$ (W/L) = 4.3641e⁻⁹ / k'_n = 4.3641e⁻⁹ / 0.01307 = 3.3391e⁻⁷ L = W / 3.3391e⁻⁷ = 4.4922 m.

APPENDIX 2

TESTING OPEN FAULTS IN D FLIP-FLOP



D Flip-flop Schematic with open faults



The open faults are created in NMOS areas. The observed output Q, flipped its memory state when S = 1. The flipped state happens only when the circuit tries to retain logic 1 (high).

APPENDIX 3 LAYOUT DESIGN RULE CHECK (DRC) RESULT

icfb - Log: /home/cadenc	e1/CDS.log
File Tools Options	Help 1
DRC startedWed Apr 30 11:32:15 2008 completedWed Apr 30 11:32:15 2008 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 *********** Summary of rule violations for cell "fyp4 1:	ayout1" ********
Total errors found: 0	

APPENDIX 4

LAYOUT VERSUS SCHEMATIC (LVS) RESULT

	nome/carencer/Lv5/Ston		<u>ی ب</u> ے
File	l	telp	18
(#) \$CDS: LVS.ex	: version 5.1.0 02/06/2007 19:59 (cicln01) \$		
ommand line: /c	dence autofs/cadence binary/IC5141ISR20070210/tools.lnx86/dfII/bin/32bit/LVS.exe -dir /	home/	'C1
ike matching is	enabled.		
et swapping is	mabled.		
sing terminal n	mes as correspondence points.		
ompiling biva L	S TULES		
Net-list sum	ary for /home/cadence1/LVS/layout/netlist		
count		· . ·	
13	nets		
. 4 .	terminals		
. 8	pmos	б., с. С.	
0	(LINUS		
Net-list sum	ary for /home/cadence1/LVS/schematic/netlist	5. B.	1
count	가슴 물 수 없는 것 같은 것 같은 것 같은 것 같은 것 같아요. 가지 않는 것 같은 것 같은 것 같은 것 같아.	11	
13	nets	201	
6	terminals		
8	pnos	1	1
8	Amos		
		4	
Terminal cor	espondence points		
N7 NG	CK	•	
N11 N9	D	÷.,	
N10 N1) (1)		
N5 N5	S		
evices in the r	etlist but not in the rules:		
pcapacit	x in the second s		
levices in the r	iles but not in the netlist:		
cap nfet	pfet nmos4 pmos4		
	[13] M. Barrada, M. S. Katala, "A strain of the probability of the strain strain strain strain strains," in the strain strain strain strain strain.		
the net-lists ma	ich.	·	
	levout schematic		
	instances		
un-match			
rewired		•	
size err	ors 0 0	1.1	
pruned	0 0		
active	16 16		1
total	16 16 16 I		
in the second	nets		
un-match	εα τη του το Οιακό Οιακό το το του προσφαιατικό το του του του του του του του του του		1
merged	ner en la companya de la companya d La companya de la comp		
pruned	n serie de la companya de la company La companya de la comp		
ACCIVE tatal	13 13		
Wiar			- 11
	terminals		
un-match	ed en la constant de	· · · ·	
matched	but		
differer	ttype 0 0		
total	4 6	- i.	
	a () d ana()	1.1	
robe files from	/home/cadence1/LVS/schematic		
			÷.
levoad.out:			
athad ant.			
LELDAG. OUT:			
aramat out-			÷.,

Probe files from /home/cadence1/LVS/schematic

devbad.out:

netbad. out: mergenet. out:

termbad. out:

prunenet. out:

prunedev. out :

audit.out:

Probe files from /home/cadence1/LVS/layout

devbad. out:

netbad.out:

mergenet.out:

ternbad.out:

prunenet.out:

prunedev.out:

•

audit.out: