PROCESS TOMOGRAPHY

by

MAIZATUL NIZA BINTI ZAINAL

FINAL PROJECT REPORT

Submitted to the Electrical & Electronics Engineering Programme in Partial Fulfillment of the Requirements for the Degree Bachelor of Engineering (Hons) Electrical & Electronics Engineering

> Universiti Teknologi PETRONAS Bandar Seri Iskandar 31750 Tronoh Perak Darul Ridzuan

> > © Copyright 2006

by

Maizatul Niza binti Zainal, 2006

CERTIFICATION OF APPROVAL

PROCESS TOMOGRAPHY

by

Maizatul Niza binti Zainal

A project dissertation submitted to the Electrical & Electronics Engineering Programme Universiti Teknologi PETRONAS in partial fulfillment of the requirement for the BACHELOR OF ENGINEERING (Hons) (ELECTRICAL & ELECTRONICS ENGINEERING)

Approved by,

Associate Professor Dr. Mohd Noh Karsiti Project Supervisor

UNIVERSITI TEKNOLOGI PETRONAS

TRONOH, PERAK

June 2006

CERTIFICATION OF ORIGINALITY

This is to certify that I am responsible for the work submitted in this project, that the original work is my own except as specified in the references and acknowledgements, and that the original work contained herein have not been undertaken or done by unspecified sources or persons.

Maizatul Niza binti Zainal

ABSTRACT

Process tomography is a process of measuring the signals by using specific types of sensor, which are arranged around an object as to examine its internal condition. A number of principles can be applied in process tomography including optical tomography, resistive tomography, and acoustic tomography. This report describes the design of hardware system for electrical capacitance tomography. The electrical capacitance tomography is defined by measuring the electrical properties of dielectric components in a specific object via capacitive sensors. In this project, the hardware system is designed based on two major parts; sensor system and data acquisition system. A number of experiments have been conducted in order to obtain the best design of the sensor system and data acquisition circuits. Further improvements are suggested for future works.

ACKNOWLEDGEMENT

I would like to express my gratitude to the Almighty for giving me the strength and courage in completing the project entitled 'Process Tomography'.

Here, I dedicate my utmost appreciation to my project supervisor Associate Professor Dr. Mohd Noh Karsiti, who has guided me during the completion of this project and patiently examine my work into the details in order to produce an outstanding project and paperwork.

Then, special thanks to Dr. Pham for his suggestions to improve the performance of this project.

This gratitude also goes to all Electrical and Electronics Engineering Laboratory technicians for their assistance in laboratory works especially Miss Siti Hawa.

Last but not least, thank you to my family and colleagues who have been very supportive in giving me the ongoing spirits from the beginning of the project. Not to forget to all other people who are not mentioned here.

Thank you.

v

TABLE OF CONTENTS

CE	RTIFICATION OF APPROVALii
CE	RTIFICATION OF ORIGINALITYiii
AB	STRACTiv
AC	KNOWLEDGEMENTv
LIS	ST OF TABLESix
LIS	T OF FIGURESx
LIS	ST OF ABBREVIATIONxi
СН	APTER 1: INTRODUCTION
1.1	BACKGROUND OF STUDY1
1.2	PROBLEM STATEMENT
1.3	OBJECTIVES AND SCOPE OF STUDY
СН	APTER 2: LITERATURE REVIEW AND THEORY
2.1	OVERALL DESIGN OF THE SYSTEM
2.2	CAPACITIVE SENSOR
	2.2.1 Principle
	2.2.2 Dielectric constant
	2.2.3 Sensor characteristics
2.3	DATA ACQUISITION SYSTEM10
	2.3.1 Amplifiers
	2.3.2 Charge amplifier circuit
	2.3.3 Analog to digital converter
2.4	IMAGE RECONSTRUCTION SYSTEM15

CHAPTER 3: METHODOLOGY	16
3.1 LITERATURE REVIEW AND RESEARCH	16
3.2 CIRCUIT DESIGN	16
3.3 EXPERIMENTAL	18
3.4 ANALYSIS	
3.5 COMPUTER-DEVICE COMMUNICATION DEVELOPMENT	
3.6 COMISSIONING AND VERIFICATION	19
CHAPTER 4: PROJECT WORK	20
4.1 HARDWARE	20
4.1.1 Sensor system	20
4.1.2 Capacitance measurement circuit	
4.1.3 Multiplexer	25
4.1.4 Instrumentation amplifier and differential amplifier	25
4.1.5 Offset and gain control units	
4.1.6 Analog to digital converter	27
4.1.7 Control logic circuit	
4.1.8 Communication circuit between hardware and computer	30
4.2 SOFTWARE	
4.2.1 Image reconstruction programming	31
CHAPTER 5: RESULT AND DISCUSSION	
CHAPTER 6: CONCLUSION AND RECOMMENDATION	
6.1 CONCLUSION	42
6.2 RECOMMENDATION	43
REFERENCES	44

APPENDICES		
APPENDIX A Dielectric material and dielectric constant		
APPENDIX B Gantt chart of two semesters final year project		
APPENDIX C Truth table and K map for control logic circuit design		
APPENDIX D CMOS switches CD4066B Data sheet		
APPENDIX E Operational amplifier LF353 Data sheet		
APPENDIX F Multiplexer CD4051 Data sheet		
APPENDIX G PIC16F877 (ADC Conversion)		
APPENDIX H MAX 232 Data sheet		

LIST OF TABLES

Table 1.1	Examples of process tomography techniques in process industries	2
Table 1.2	Sensors for process tomography	3
Table 2.1	Characteristics for the examples of stray-immune measurement circuit	11
Table 4.1	J-K flip-flop Excitation Table	29
Table 5.1	Values for each component during experimental	34
Table 5.2	Results of output voltage (mV) for $C_f = 0.1$ nF, and $f_s = 1$ MHz	36

LIST OF FIGURES

Figure 2.1	Electrical capacitance tomography system	;
Figure 2.2	Electric charge and voltage define capacitance of a parallel-plate	
	capacitor	7
Figure 2.3	Cross-sectional structure of the imaging sensor)
Figure 2.4	Data acquisition system1	0
Figure 2.5	Charge amplifier circuit as charge-to-voltage converter1	2
Figure 2.6	Microcontroller 16F877 1	.4
Figure 4.1	Sensor system with 4 electrodes: (a) opposite view, (b) top view	21
Figure 4.2	Sensor system with 8 electrodes: (a) opposite view, (b) top view	2!
Figure 4.3	Capacitance measurement circuit2	23
Figure 4.4	Compensation network: eliminate the offset voltage	24
Figure 4.5	Multiplexer connected to the instrument and differential amplifier 2	25
Figure 4.6	Differential amplifier with buffer amplifiers2	:6
Figure 4.7	Calibration procedure	.7
Figure 4.8	State transition diagram2	9
Figure 4.9	The connection between RS232 serial ports with MAX232	Ū
Figure 5.1	Test circuit for capacitance measurement	3
Figure 5.2	The linear response of output voltage vs known capacitor, C_x	5
Figure 5.3	Positive linear response for output voltage vs known capacitor, C_x	6
Figure 5.4	Capacitance measurement circuit on the PCB	7
Figure 5.5	Comparison of output voltages from circuit on the breadboard and PCB 3	8
Figure 5.6	Output voltage for 8 electrodes capacitive sensor system	9
Figure 5.7	Hardware system of ECT4	Í

LIST OF ABBREVIATIONS

2-D	Two dimensional
3-D	Three dimensional
A _{OL}	Open loop gain
ADC	Analog to digital converter
ADRESH	Analog digital results HIGH
ADRESL	Analog digital results LOW
BOR	Brown-Out-Reset
С	Capacitance
C_{c}	Cable capacitance
C_{f}	Feedback capacitance
Cinp	Amplifier input capacitance
C_x	Unknown capacitor
CA	Charge amplifier
ССР	Command Control Processor
ECT	Electrical Capacitance Tomography
FEM	Finite Element Method
GND	Ground
LBP	Linear Back Projection algorithm
LFP	Linear Forward Projection algorithm
Op-amp	Operational amplifier
PWM	Pulse Width Modulation
SNR	Signal to noise ratio
UART	Universal Asynchronous Receiver/Transmitter

xi

CHAPTER 1 INTRODUCTION

1.1 BACKGROUND

Process tomography is a process of measuring the signals by using specific types of sensor. The sensors are arranged around an object, such as pipeline, to examine the internal condition of the subject. The information on the nature of the subject is obtained by reconstructing the measurements from the sensors into a 2-D or 3-D image. The instrument components for process tomography consist of the hardware and software parts. The hardware part consists of the sensor for the signal and the data control of the process tomography. Meanwhile, the software part includes the program for reconstructs the signals and displays the results. Process tomography is already well known in oil and gas industry, as this technology brings a lot of benefits for the engineers to observe and examine the internal condition of process line or equipment.

The applications for process tomography in industrial sectors have been practically used especially in chemical, oil, pharmaceutical, food, biological, minerals, nuclear, environmental, water, healthcare, and materials processing industries. These applications can be categorized into five groups ^[1], which are:

- modeling in laboratory environment.
- process monitoring and control in an industrial environment.
- equipment design and optimization in a laboratory or industrial environment.
- characterization of individual components or products.
- remote sensing in manufacturing, quality control, environmental protection, or pollution control, on an industrial /waste disposal site.

In Table 1.1, the information represents some examples of process tomography methods which are applied in the industry field ^[1].

Process application	Process tomography method
Microstructural characterization of	Magnetic resonance imaging.
components, particles, pastes, foams,	Neutron tomography.
filters (1-10 000 μm)*	X-ray microtomography.
	Optical tomography.
Liquid mixing and multiphase flow	Optical tomography.
(0.01-0.5 m)*	Resistive tomography.
	Capacitance tomography.
	Acoustic tomography.
Powder mixing, transport, and conveying	Capacitance tomography.
(0.01 – 0.5 m)*	Electrodynamics tomography.
Groundwater monitoring and soil	Impedance tomography.
remediation $(0.01 - 0.5 \text{ m})^*$	
Atmospheric pollution monitoring	Laser absorption imaging.
(50 m – 10 km)*	
Oilfield reservoir exploration	Acoustic velocity imaging.
(50 m – 50 km)*	Acoustic diffraction tomography.

 Table 1.1
 Examples of process tomography techniques in process industries

* typical operating length scales

There are various types of sensor system available that can be implemented in the process tomography. Normally, the sensor systems are based on measurements of electrical characteristics by using the radiation, acoustic, or electrical sensor. For example, the capacitive, conductivity, or inductive types of sensors are used to measure the electrical properties of a target subject in either small or large object in plant such as vessel. These sensors are suitable to apply in electrical properties measurement based on the fast responses from the sensors compare to the others. The applications for the

other types of sensor are summarized in Table 1.2^[1].

Principle	Practical realization	Comments
Electromagnetic radiation	Optical	Fast, optical access required
	X-ray and γ-ray	Slow, radiation containment
	Positron emission	Labeled particle, not on- line
	Magnetic resonance	Fast, expensive for large vessel
Acoustic	Ultrasonic	Sonic speed limitation, complex to use

Table 1.2Sensors for process tomography

Electrical capacitance tomography (ECT) is one of the industrial process tomography systems, which measures the electrical properties of dielectric components in a specific object by using the capacitive sensors. The capacitive sensors provide fast responses for the measurement of permittivity distribution of the mixture in the specific object ^[1]. The sensors consist of a few sets of electrode plates, which are arranged around the specific object. The capacitances between the combination pairs of the electrodes are measured by the capacitance measurement circuit. Then, the measurements are obtained by the sensor electronics and sent to the image-reconstruction computer. The computer generates the tomography images of the permittivity distribution from the measurements by the sensors. The ECT system requires good sensors and sensor electronics design in order to provide low noise level, high stability, and accurate measurement sensitivity distributions during developing 2-D or 3-D images.

1.2 PROBLEM STATEMENT

Process tomography is a system of measuring the signals from a specific object and displaying the signals into an image. The tomography system which applies the electrical capacitance principle will be developed as to provide a platform in exploring the potential application of process tomography in oil and gas industry. In ECT system, it consists of two major parts, which are the hardware and software. The capacitive sensor, measurement circuit, and data acquisition circuit represent the hardware of ECT. Meanwhile, the software system of ECT is the image reconstruction system; the system for imaging the permittivity distribution in the target object. Various principles of electronics circuit, sensor, and image reconstruction are required to accomplish this project.

1.3 OBJECTIVES AND SCOPE OF STUDY

For this project, it is expected to meet the following objectives which are:

- to design a functional hardware system of ECT; including the capacitance sensor, measurement circuit, and data acquisition system.
- to gain the information of potential image reconstruction system which are suitable applied in ECT.

Therefore, this system is required to be developed by following the criteria of ECT for application in oil and gas industry. As a result, these scopes are required to understand deeply on ECT system:

- electrical capacitance principle as to develop the sensor and measurement circuit of ECT.
- electronics theory and circuit design for control and data acquisition system.
- image reconstruction system, in order to display the cross-section of the target object.

A Gantt chart for a guide in completing the project is attached in Appendix B.

CHAPTER 2

LITERATURE REVIEW AND THEORY

2.1 OVERALL DESIGN OF THE SYSTEM

An ECT system can be divided into three main parts; the capacitive sensor, the data acquisition system, and the image reconstruction system. The sensor is the most critical part which involves the quality of the information obtains from the process. This information must be accurate in order to have the best result for the image reconstruction of the internal condition around the sensors. In Figure 2.1, the overall design of the system is illustrated ^[5].



Figure 2.1 Electrical capacitance tomography system

2.2 CAPACITIVE SENSOR

Sensor is a device, which responds to a certain stimulus by an electrical signal. Stimulus is defined as the quantity or condition that the sensor sensed. There are two types of sensor; active and passive sensor. The active sensor depends on the external power for its operation and then, the signal is modified by the sensor to produce an output signal. For a passive sensor, it is directly generates an electrical signal which has not to rely on any additional energy source.

A variety of sensing methods can be employed on measurements of transmission or electrical phenomena by using radiation, acoustic, or electrical sensors. The sensing system is chosen based on these factors ^[1]:

- The nature of the components (solid, liquid, gas, or the combination of these states).
- The information obtains from the process (steady-state, dynamic, resolution, and sensitivity required) and its purpose (laboratory investigation, optimization of equipment, process measurement, or control).
- Process environment (ambient operation condition, safety implication, and ease of maintenance).
- Size of the process equipment and length-scale of the process phenomena being investigated.

Capacitive sensors operate based on the mechanism of capacitance in between a number of two parallel plates. This type of sensor can be applied in a number of applications; such as in gauge displacement or position, and capacitance measurement for tomography system. The fundamental operating principles for the capacitive sensor rely on the distance between the capacitor plates and the dielectric material of the capacitor.



Figure 2.2 Electric charge and voltage define capacitance of a parallel-plate capacitor

A capacitor consists of a pair of plates, which can hold electric charges. The characteristics for the capacitor are the magnitude of charges (q) on both electrodes and the positive potential difference (V) between the electrodes. The ratio of charges to voltage is constant for each capacitor, and it is known as capacitance (C) of the capacitor. Capacitance is defined as the ability of an object or surface to store electrical charges. This ratio can be represented by

$$C = \frac{q}{V} \tag{1}$$

The capacitance is also known as a function of the distance between the two electrodes (d), the area of the plate (A), and the constant (ε_r) of the dielectric, which fill the space between the electrodes. The function for these variables is expressed as

$$C = \frac{\varepsilon_r \varepsilon_0 A}{d} \tag{2}$$

where ε_0 = permittivity constant

$$= 8.854 \text{ x } 10^{-12} \text{ F/m}$$

SI unit for capacitance is 1 farad = 1 coulomb/volt which is represented by abbreviation F. In practical, submultiples of the farad are generally used such as

- 1 picofarad (pF) = 10^{-12} F
- 1 nanofarad (nF) = 10^{-9} F
- 1 microfarad (μF) = 10⁻⁶ F

2.2.2 Dielectric constant

The dielectric material between the electrodes of the capacitor is characterized by the dielectric constant. The dielectric constant is defined as the reduction in effective field because of the polarization of the dielectric. When the dielectric material is placed between the charged electrodes, the polarization of the medium will produce an electric field opposing the field of the charges on the plate. Therefore, the capacitance value will increase. When the value of the dielectric constant is high, the performance of the electrodes in the capacitor in holding the electric charges also will be better. Some examples of dielectric materials with their constant are shown in Appendix A. The dielectric material must be a good electric insulator as to minimize any DC leakage current through the capacitor.

2.2.3 Sensor characteristics

The electrodes of the capacitive sensors are arranged around the specific object and the capacitances between all the combination pairs of the electrodes are measured in order to build up the 2-D or 3-D images. Generally, for N-electrodes sensor, the numbers of independent measurements (n) are obtained by the combination formula of

$$n = \frac{N(N-I)}{2} \tag{3}$$

In Figure 2.3, it shows an example of twelve electrodes arrangement for the capacitive sensors. The capacitance between the electrodes; [1, 2], [1, 3], [1, 4], and until [11, 12] is measured sequentially with appropriate sensor electronics and the measured values are converted to voltage before they are linked to the image-reconstruction computer.



Figure 2.3 Cross-sectional structure of the capacitive sensors

The functions of components in the capacitive sensors are as followed:

- screen to protect the sensor from interferences of external electromagnetic fields.
- electrode to detect the capacitance between two electrodes.
- projected guard to eliminate capacitances between back surfaces of adjacent electrodes and to reduce standing capacitance which insensitive to the dielectric distribution inside pipe liner.
- insulating pipe to separate the material from the electrodes

A few parameters can be highlighted during designing the capacitive sensors, which are:

- the wall thickness of the insulating pipe.
- the gap between the screen and the electrodes.
- the gap between the projected guard with the electrodes.
- the permittivity of the insulating pipe liner.

2.3 DATA ACQUISITION SYSTEM

The basic system of data collection from the sensor is shown in Figure 2.4.



.

Control signal

Figure 2.4 Data acquisition system

The major requirement for the capacitance measurement circuit is its sensitivity with the narrow area between the two selected electrodes. Stray-immune circuit satisfies this requirement because it only performs the capacitance measurement between the selected electrodes and insensitive to the stray capacitances either between the selected and the redundant electrodes or between the selected electrode and earth. The examples

of this type of circuit are ac ratio-arm bridges circuit with current detection and switched capacitor charge-transfer circuit. The characteristics for both circuits are shown in Table 2.1.

Bridges circuit			Charge-transfer circuit
•	Operate at frequency lower than a	•	Operate at frequency up to 2 MHz
	few hundred kHz	•	Faster data-capture rate
•	Low baseline drift	•	Simple circuitry
•	High signal to noise ratio	•	To increase the speed, a parallel
•	A parallel measurement channels		measurement channels could be used
	with a modulator for each channel		with low cost and no complexity
	will create complexity		
1			

 Table 2.1
 Characteristics for the examples of stray-immune measurement circuit

2.3.1 Amplifiers

Amplifier is composed with standard building blocks, such as operational amplifier (opamp) and various discrete components (semiconductor, resistor, capacitor, and inductor). The functions of the amplifier are:

- to increase the signal amplitude (signal conditioning).
- to enhance the magnitude of the signal to noise ratio (SNR).
- as an impedance matching device.
- as an isolator between input and output.

For an op-amp with no feedback component, it is known as open-loop condition. In open-loop condition, the open loop gain (A_{OL}) is not a stable parameter. The gain changes with load resistance, temperature, and power supply fluctuation. However, an op-amp is rarely used without the feedback components because when A_{OL} is high, it may result in circuit instability, a strong temperature drift, and noise. The linearity, gain

stability, output impedance, and gain accuracy are improved by an amount of feedback and also depend on the characteristics of the feedback components.

2.3.2 Charge amplifier circuit

Charge amplifier (CA) circuit has extremely low bias current, which operates by producing charges that are proportional to the measurement variable and the charges can be converted into voltage. A basic circuit of a charge amplifier is shown in Figure 2.5.



Figure 2.5 Charge amplifier circuit as charge-to-voltage converter

The charge amplifier circuit consists of a capacitor (C_f) that is connected into a feedback network of an op-amp. Its leakage resistance (R_f) which is in parallel with C_f , must be larger than the impedance of the capacitor at the lowest operating frequency ^[3]. Generally, the amplifier gives an output signal:

$$e_o = -\frac{C_x}{C_f} e_{in} \tag{4}$$

where; e_o = output voltage signal

 $e_{in} = input voltage signal$

 C_x = generated capacitance

 $C_{\rm f}$ = feedback capacitance

CA is applied to provide a DC path for amplifier bias current. Without the R_f in the circuit, C_f will continue charging and then affect the output to drift into saturation ^[2].

The input stage of CA features a capacitive feedback connection, which balances the effect of the applied charge input signal. The feedback signal represents as the input charge, q_{in} . q_{in} is injected to the summing point (inverting input) of the amplifier. It is distributed to the cable capacitance (C_c), amplifier input capacitance (C_{inp}), and feedback capacitance (C_f). Therefore, the node equation of the input is:

$$q_{in} = -(q_c + q_{inp} + q_f) \tag{5}$$

By using the electrostatic equation q = VC and substitutes q_c , q_{inp} , q_f , and V_{inp} as the input voltage of the CA:

$$q_{in} = \sim [V_{inp} (C_c + C_{inp}) + V_f C_f]$$
(6)

Since the voltage difference between the inverting and the non-inverting input of a differential amplifier becomes zero under normal operating conditions, this can be assumed, as the V_{inp} equals to GND potential. With $V_{inp} = 0$, the equation might be simplified with:

$$q_{in} = -V_f C_f \tag{7}$$

Solving for the output voltage, V_{out} which also equals to the feedback voltage, V_{f} .

$$V_{out} = V_f = -\frac{q_{in}}{C_f} \tag{8}$$

The result shows that the output voltage of a CA depends only on the charges input and the feedback capacitance and it also the same with equation 4. Input and cable capacitances have no influence on the output signal.

2.3.3 Analog to Digital Converter

Analog to digital converter (ADC) is applied as to digitize the final signal from the gain control unit. PIC16F877 as shown in Figure 2.6 is going to be applied at the end of data acquisition system before the output signal is sent to the computer. PIC16F877 is a high-performance FLASH microcontroller that provides the high design flexibility. PIC16F877 features an integrated 8-channel 10-bit ADC. Peripherals include two 8-bit timers, one 16-bit timer, Watchdog timer, Brown-Out-Reset (BOR), In-Circuit-Serial ProgrammingTM, RS-485 type Universal Asynchronous Receiver/Transmitter (UART) for multi-drop data acquisition applications, and $12C^{TM}$ or SPITM communications capability for peripheral expansion. Precision timing interfaces are accommodated through two Command Control Processor (CCP) modules and two Pulse Width Modulation (PWM) modules^[6].



PDIP



2.4 IMAGE RECONSTRUCTION SYSTEM

The data presented to the computer are as an array of numbers which are related to the capacitance measurements taken between two electrodes. Linear Back Projection (LBP) Algorithm has been considered as one of the method to develop the image. From LBP algorithm, the normalized capacitance measurements are weighted by a predetermined sensitivity distribution function and back projected on to the object cross-section.

CHAPTER 3 METHODOLOGY

This project will be implemented in duration of 2 semesters. To be accomplished, this project will need several methods. Therefore, the project will be implemented by stages as listed below:

- First semester: Literature review / research / data gathering / circuit design / testing / analysis
- Second semester: circuit design and improvement / computer-device communication development / testing / analysis

3.1 LITERATURE REVIEW AND RESEARCH

Literature review and research will be done by obtaining the information through books, internet, and journals. These stages provide the important and useful knowledge for next step; the design stage.

3.2 CIRCUIT DESIGN

The design of capacitance measurement circuit is based on the switching period of charges and discharges the unknown capacitor (C_x) and also how to measure the charges from the capacitor. This design is based on the charge-transfer circuit design which has more advantages compare to the bridges circuit as mentioned in Table 2.1. The capacitance measurement circuit applies CA to convert the charges from into the voltage signal. This CA is designed refers to the output equation of the amplifier circuit.

There are two main components for the CA; R_f and C_f . The presence of R_f limits the lower bandwidth of the CA to a frequency, f_L given by the equation:

$$f_{\rm L} = \frac{1}{2\pi C_{\rm f} R_{\rm f}} \tag{9}$$

A high value of R_f is required if the output is to reproduce slow changes in the measurement variable ^[2]. Therefore, R_f is set to be

$$R_{\rm f} \approx 100 \, Z_{C_{\rm f}} \tag{10}$$

$$f_{\rm o} \approx \frac{100}{2 \pi C_{\rm f} R_{\rm f}} \tag{11}$$

The operating frequency, f_0 is applied with a higher value than the f_L to obtain a stable DC output voltage. This condition requires a high speed of op-amp which its transient frequency, f_t is

$$f_{\rm t} \approx 100 f_{\rm o} \tag{12}$$

The switching circuit of the switched capacitor charge transfer circuit is designed based on the charging and discharging stages of C_x . These stages are related to the RC time constant, τ which is the time for a capacitor to charge and discharge an amount of capacitance. This time constant relates with the time require for a capacitor to charge up to 63.2% of the applied voltage or discharge down to 63.2%. Usually the value of τ is equal to the value RC. For the capacitance measurement circuit, τ will be influenced by the R_fC_f in the CA circuit. A capacitor normally takes 5τ to charge and another 5τ to discharge. In the capacitance measurement circuit, four switches will be applied, which are connected to the source and detecting electrodes. Two switches are ON during charging period of C_x and another two are ON during discharging it.

3.3 EXPERIMENTAL

The design of capacitance measurement circuit is tested by using the values of the resistors and capacitors for the feedback components, which are obtained from the calculation, with a number of known capacitance values as the C_x . The output signals of the CA are observed. The observations from the experiment are analyzed to ensure the calculation values for the output voltage are the same as the output measured. Function generator, DC power supply, multimeter, high-speed op-amps, CMOS quad bilateral switches, resistors, multiplexer, capacitors, logic gates, and J K flip flop are used during the experiment.

3.4 ANALYSIS

The results from the tested circuit are analyzed by comparing the calculated values with the experimental values to prove that the circuit is able to operate as a capacitance measurement circuit. If the comparison raises a lot of differences, the circuit design is altered by using new values of components obtain from the calculation. The analysis is continued until the best design of capacitance measurement circuit is achieved.

3.5 COMPUTER-DEVICE COMMUNICATION DEVELOPMENT

During the hardware development, 2 major types of programming are used; C language for the microcontroller and the interface programming. The microcontroller is programmed due to convert the analog signal from the data acquisition system to the digital signal before the signal is transmitted to the computer. For interface programming, Visual Basic 6.0 programming is applied as to develop the communication between the hardware and the computer.

3.6 COMISSIONING AND VERIFICATION

After completing those procedures, the next step is commissioning. During this level, the verification and device 'test run' are carried out. This procedure will ensure that the device can work properly and withstand various conditions. The steps involve for this procedure are component assembly, test run, and trouble shoot.

CHAPTER 4 PROJECT WORK

4.1 HARDWARE

This project requires on designing the hardware system for the ECT. It consists of the capacitance electrodes, capacitance measurement circuit, multiplexer, instrument amplifiers, differential amplifiers, charge and discharge control circuit, offset control unit, gain control unit, control logic, and PIC microcontroller.

4.1.1 Sensor system

Capacitance sensors consist of a pair of selected electrodes which is controlled by the switching circuit via two pairs of CMOS switches. The capacitance between the selected electrodes is measured by the capacitance measurement circuit. For a complete sensor system, an even number of electrodes are arranged peripherally of an object.

Firstly, the known values of capacitor (1-10pF) are used which represent as a pair of electrode in the sensor system. These capacitors are connected one by one to the capacitance measurement circuit as to observe the circuits' performance when the values of the capacitor are varied. After the performance is analyzed, a prototype of 4 electrodes sensor system (Figure 4.1) is constructed in order to repeat the same analysis with known capacitors. The capacitance for a pair of electrode depends on the distance between those electrodes. The capacitance between adjacent electrodes are higher than the opposite electrodes but the capacitance of electrodes 1 and 2; and 1 and 4 might not be the same due to the stray capacitance from the measurement circuit and also the

interference from the external electromagnetic field from surrounding. To reduce the interference of electromagnetic field, a prototype for 8 electrodes (Figure 4.2) is designed with an earthed screen around the electrodes. The electrodes are arranged alternately with projected guard to ensure that these electrodes will not touch each other and to reduce any stray capacitance contribute by the adjacent electrodes.



Figure 4.1 Sensor system with 4 electrodes: (a) opposite view, (b) top view



Figure 4.2 Sensor system with 8 electrodes: (a) opposite view, (b) top view

4.1.2 Capacitance measurement circuit

The measurement circuit is based on the charge transfer circuit and charge amplifier circuit. The charge-transfer circuit provides a fast data capture rate and it also simpler compares to bridge circuit. The performances of charge-transfer circuit which are represented by the CMOS switches in the circuit are as follows:

- The operation will be repeated at an operating frequency, f_0 of the circuit. This frequency also known as the sampling frequency of the circuit.
- The sampling frequency is chosen so that:

$$f_s > 2f_x \tag{13}$$

where f_x is the frequency of C_x .

• The charge amplifier circuit is designed to have a low-pass bandwidth which satisfies:

$$f_o < f_s - f_x \tag{14}$$

- C_{in} is the capacitor uses to ensure the virtual earth potentials at the charge amplifier circuit remain stable during the high-speed charge and discharge stages.
- By choosing large integration time constant, $T_f = R_f C_f$ and large value of C_{in} , the charge measurement circuit will produce a DC output voltage proportional to the C_x .

• The output voltage of the charge measurement circuit is given by:

$$V_o = f_s V_c R_f C_x \tag{15}$$

Charge amplifier is a part of the charged-transfer circuit, which reacts as the converter to convert the generated charges from the capacitive sensors to voltage signal which operates at certain frequency. The switching circuit is connected to the CA circuit as to control the charging and discharging stages of the C_x .



Figure 4.3 Capacitance measurement circuit

During designing the circuit, a few points are highlighted as to obtain the exactly values for the components for operating it in high speed.

- The CA circuit is conducted at frequency 10^6 for higher sensitivity.
- The value of $C_{\rm f}$ must be very small so it can measure $C_{\rm x}$ in small range.
- Its R_f which is in parallel with C_f , must be larger than the impedance of the C_f .

Thevenin theorem is used to eliminate the offset voltage at the noninverting input of the op-amp:

Given
$$V_{ios} = 10 \text{mV}$$

 $V = |V_{cc}| = |V_{ee}| = 12 \text{V}$
 $R_{pmax} = \frac{R_p}{2} || \frac{R_p}{2} = \frac{R_p}{4}$
 $\frac{V}{V_{ios}} = \frac{R_{a1}}{R_{a2}} = \frac{12}{10 \text{m}} = 1.2 \text{k}$
 $R_{a2} < 100 \Omega$
Therefore, $R_{a2} = 10 \Omega$, $R_{al} = 12 \text{k} \Omega$
 $R_{pmax} = \frac{R_{a1}}{10} = 1.2 \text{k} \Omega$

- -

 $R_p = 4 \ge R_{pmax} = 4.8 \mathrm{k}\Omega$



Figure 4.4 Compensation network: eliminate the offset voltage

4.1.3 Multiplexer

For this design, multiplexer is used to select only one measurement output from the measurement circuits at a time before the signal is digitized by the ADC. After all measurements are completely convert to digital signal, then all the data will be sent to the computer. IC CD4051B is applied to the circuit as the multiplexer.



Figure 4.5 Multiplexer connected to the instrument and differential amplifier

4.1.4 Instrumentation amplifier and differential amplifier

An instrumentation amplifier is a type of op-amp that has been specifically designed to have characteristics suitable for use in measurement and test equipment. This op-amp is applied when accuracy and stability of the circuit are required. Along in the instrument amplifier is differential amplifier. The differential amplifier amplifies the difference between two input signals (-) and (+). This amplifier is also referred to as a differentialinput single-ended output amplifier. It is a precision voltage difference amplifier, and forms the central basis of instrumentation amplifier circuits. This differential
amplification also been applied as the first stage of op-amps. The output equation for the circuit in Figure 4.2 is as follows:



$$V_{out} = (V_2 - V_1) \frac{R_2}{R_1}$$
(16)

Figure 4.6 Differential amplifier with buffer amplifiers

4.1.5 Offset and gain control units

Offset control unit is established as to correct the drift by subtracting the baseline from the values measured afterwards. The offset value which is obtained during the calibration of the mesurement circuit is subtracted from each measurement value after the check. The calibration procedure is performed before the measurement and imaging process. The procedure is described from block diagram in Figure 4.7.



Figure 4.7 Calibration procedure

Gain control unit functions as to amplify the output signal with the selectable gains. Therefore, the output signal will deal with the large measurement range ^[7].

4.1.6 Analog to digital converter

PIC16F877 microcontroller circuit at the end of data acquisition circuit is able to convert the analog signal of the measurement to the digital signal before the output is trnasmitted to the computer for image reconstruction. The microcontroller needs to be programmed by using C language. The programmed codes are downloaded via MPLab software by using WARP13 external device.

PIC16F877 works on a 10-bit digital number. The 10-bit A/D data is loaded onto the register pair ADRESH:ADRESL which is a 16-it wide register pair. The A/D module has a high reference voltage of 5V and a low reference voltage of 0V. Therefore, the analog input must be varied between the ranges of 0 to 5V. An example to convert the corresponding voltage to a hexadecimal number is as shown below:

Since the maximum voltage allowed is 5V, the corresponding 10-bit binary number will be: 11 1111 1111₂ is equal to 1024₁₀. This is the base ration for the next voltage value. Eg: Input voltage = 3.75 V $3.75Vx \frac{1024_{10}}{5V} = 768_{10}$ Therefore, 768₁₀ is equal to 11 0000 0000₂.

This microcontroller also uses as the part of serial communication to the computer. The programming is designed to select one by one the output signal to be transfer to the computer as in serial output.

4.1.7 Control logic circuit

The switching circuit and multiplexer is controlled via control logic by using J-K flipflop integrated circuit (IC) and logic gates. The gates IC consist of AND and OR gate. The state transition diagram is applied to obtain how many states are required for the counter flip-flops change with each applied clock pulse. State transition diagram is used as to analyze, and design counters and other sequential circuits. The state transition diagram is illustrated in Figure 4.8. From the figure, each circle represents one possible state as indicates by the binary number. The arrows connecting the circles show one state changes to another as a clock pulse applied.



Figure 4.8 State transition diagram

The sequence circuit of the state transition diagram is developed by using the sequential circuit design method. This method involves the design of synchronous counter and logic circuit as to decode the various states of the counter to supply the logic level to each J and K input. The inputs to the decoder circuits will come from the outputs of the flip-flops. The Excitation Table (Table 4.1) is used to determine the J and K levels require producing any transition at the output.

Fable 4.1	J-K flip-flop	Excitation Table	
-----------	---------------	------------------	--

Transition at	PRESENT	NEXT state	J	K
output	state Q(N)	Q(N+1)		
$0 \rightarrow 0$	0	0	0	X
$0 \rightarrow 1$	0	1	1	X
$1 \rightarrow 0$	1	0	X	1
$1 \rightarrow 1$	1	1	X	0

The signal for the charge and discharge switches, control signal for the multiplexer, and inhibit signal for the multiplexer are obtained from the output of the J-K flip-flop. The output signal of J-K flip-flop will be either connected directly or connected to logic gates first as to obtain the specific control signal for control input of both switches and multiplexer. The Karnaugh map (K map) is applied during logic control design as to simplify the logic equation and to convert the truth table to its corresponding logic

circuit in a simple process.

4.1.8 Communication circuit between hardware and computer

PIC16F877 microcontroller circuit is constructed to establish the communication between the hardware of ECT system to the workstation (computer). This microcontroller is programmed to read the output measurement from the data acquisition system. MAX232 integrated circuit also included with the connection of PIC6F84A as to control the communication of the serial communication. It either can be as a driver or receiver to the serial port of the computer. MAX232 also helps protect the processor from possible damage by static that may come from people handling the serial port connectors. Therefore, it is needed to establish the communication between the device, processor, and RS232 serial port.





4.2 SOFTWARE

Mainly the software system is the visualization of the measured signals from the hardware system which are stored into the computer. For the image reconstruction, Linear Back Projection (LBP) Algorithm, Linear Forward Projection (LFP), and Finite Element Method (FEM) can be employed for the real time visualization.

4.2.1 Image reconstruction programming

FEM is based on the electrostatic field theory which investigates the complex capacitor sensor configuration. Then, it will model the pattern by dividing the cross section into P quadrilateral elements corresponds to the Q nodes. The resultant nodal potential will be used to determine the capacitance between electrode pair i-j by performing:

$$Ci = -\frac{1}{V} \int_{Li} \varepsilon(x, y) \nabla \phi(x, y) d\vec{l}$$
(17)

V = voltage at source electrode

Li = curve encompassing the detecting electrodes

 $\Phi(x, y)$ = depends upon the dielectric distribution

FEM will represent the pipe cross-section as an array of sensitivity values:

- Each value will correspond to the magnitude of capacitance change at the pixel (p).
- $S_{ij}(p)$ is the precalculated of the sensitivity matrix
- G(p) is the grey level of the image
- $\lambda_{i,j}$ is the normalized capacitance measurement

From equation 18, the first image is reconstructed from the value of the measured capacitance and the sensitivity matrix.

$$G^{(0)} = SC \tag{18}$$

The sensitivity matrix is performed by:

$$S_{i,j}(p) = \frac{C_{i,j}(p) - C_{i,j}(\text{empty pipe})}{C_{i,j}(\text{full pipe}) - C_{i,j}(\text{empty pipe})}$$
(19)

Next image is obtained from the iterative process. The capacitance is estimated from current image $G^{(k)}$ and sensitivity matrix, S by applying the LFP algorithm.

$$G^{(k+1)} = G^{(k)} + \alpha S(C - SG^{(k)})$$
(20)

 $\alpha = \text{step length}$

CHAPTER 5 RESULT AND DISCUSSION

During the project commissioning, some experiments are carried out to obtain the results with high efficiency and reliability. According to the requirement, the experiment is performed by using the known values of C_x in order to observe the linearity of the output. As long as the output voltage is proportional to C_x , the result is acceptable. The circuit for this experiment is shown in Figure 5.1.



Figure 5.1 Test circuit for capacitance measurement

The conditions for each experiment are listed in Table 5.1. The output graph for each result is illustrated in Figure 5.2. The conditions for each experiment are based on these settings:

Condition	C _f (pF)	$R_f(M\Omega)$	<i>fs</i> (kHz)
A	0.5	50	16
В	0.5	50	32
С	0.5	50	32
D	0.5	50	64
Е	0.5	50	64
F	0.5	50	128
G	0.5	50	250
Н	0.5	50	500
Ι	0.5	10	500
J	0.5	50	1000
K	0.5	10	1000

Table 5.1Conditions for each experiment



Figure 5.2 The linear response of output voltage vs known capacitor, C_x

In this experiment, the outputs are not stable when f_s are higher than 64 kHz. For capacitance measurement circuit, it is required to operate in high frequency as to increase the sensitivity of the circuit with the output measurement. From those results, the circuit is reconstructed to increase the accuracy of the output in high operating frequency. The values for new circuit design of capacitance measurement circuit are listed in Table 5.2. The graph of output voltage vs C_x is represented in Figure 5.3.

$C_x(\mathbf{pF})$	1	2	3	5	6	8	10
$R_f(\Omega)$							
100k	34.8	510.6	885.7	2030	2310	3550	4300
51k	22.9	266.8	458.2	1040	1170	1810	2180
43k	20.2	235.2	404	915	1020	1560	1920
36k	11.4	185.6	322.7	740	846	1290	1560
24k	15.5	132.2	223.5	501.9	562.7	865.7	1050
12k	12.7	71.5	117.4	257.2	286.7	440.4	530.9
1k	9.57	14.5	18.3	29.9	32.3	45.2	52.7

Table 5.2 Results of output voltage (mV) for $C_f = 0.1$ nF, and $f_s = 1$ MHz





Based on Table 5.2 and Figure 5.3, the results show that when the value of R_f is increased, the output voltage will give more difference between the reading when the value of C_x is changed. Therefore, if there is any capacitance change in the target object, the circuit will capable to give a big difference in the output voltage.

This capacitance measurement circuit on the breadboard is tested with 4 electrodes system and the output voltage is measured manually using digital multimeter. The output voltage is quite small compare when the circuit is tested with known capacitor. This condition happens due to the effect of stray capacitance from the wiring and the circuit itself. Therefore, the sensor system is tested with printed circuit board (PCB) by using circuit as in Figure 5.4 and the output voltages are compared with the previous measurement. The result is showed in Figure 5.5.



Figure 5.4 Capacitance measurement circuit on the PCB



Figure 5.5 Comparison of output voltages from circuit on the breadboard and PCB

Based on Figure 5.5, the effect of stray capacitance from the wiring can be reduced by designing the circuit on a PCB. This method will reduce the stray capacitance because of the large earth plane on the printed board. The efficiency of the measurement circuit also increases due to the high sensitivity of the circuit to the small changes in the measured capacitance.

The capacitance measurement circuits are tested with the 8 electrodes capacitive sensor for observing the circuits' sensitivity with the measured capacitance. The sampling test is conducted twice with electrode 1 as the source electrode and the other electrodes as the detecting electrodes. Therefore, the will be 7 measurements obtained during the sampling test. The output voltages for the sampling test are illustrated by the bar graph in the Figure 5.6.



Figure 5.6 Output voltage for 8 electrodes capacitive sensor

From Figure 5.6, it shows that the output voltage for both sampling times are quite similar, means that the time delay that contributes from the components are quite small and do not bring big effect for sampling the output voltage. The negative values of the output voltage represent that the measurement is conducted at very low sampling frequency so it requires conducting the sampling at higher frequency as to increase the sensitivity of the measurement circuit.

The control logic circuit is designed based on the sequential circuit design method. The truth table of controlling the circuit for sampling test is attached in Appendix C. This design process involves the transition diagram from state 0000 to state 1111. After that, the Excitation Table (Table 4.1) is referred to build the truth table for the J-K flip flops transition level. From this truth table, the K map method is applied as to simplify the corresponding logic circuit. As the result, the control signal for inputs of flip-flops, multiplexer control, and switches are as follow:

- J-K flip-flops
 - o $J_{00} = 1, K_{00} = 1$
 - o $J_{Q1} = Z, K_{Q1} = Z$

- o $J_{Q2} = YZ, K_{Q2} = YZ$
- $\circ \quad J_{Q3} = XYZ, K_{Q3} = XYZ$
- Multiplexer
 - $\circ A = Y$
 - $\circ \quad \mathbf{B} = \overline{W}X + W\overline{X}$
 - $\circ C = W$
- CMOS switches (S_{xS} = source switch, S_{xG} = ground switch, S_{xM} = measurement switch)
 - o Electrode 1
 - $S_{1S} = \overline{Z}$
 - $S_{1G} = Z$
 - o Electrode 2, 3, 4, 5, 6, and 7
 - $S_{xS} = 0$
 - $S_{xG} = \overline{Z}$
 - $S_{xM} = Z$
 - o Electrode 8
 - $S_{8G} = \overline{Z}$
 - $S_{8M} = Z$

To obtain the best design of hardware system for the 8 electrodes sensor system, the measurements circuit is tested with only two complete cycles of measurement with electrode 1 is the source electrode. The sampling time for the measurement is important because of the measurement from each detecting electrode happens in 0.5us. Therefore, the sampling time for the output must be faster enough. Latching method is applied as to hold first the output values in digital form before it is transmitted to the computer. The hardware system for the ECT is referred in Figure 5.7.



Figure 5.7 Hardware system of ECT

CHAPTER 6

CONCLUSION AND RECOMMENDATION

6.1 CONCLUSION

As the conclusion, the project brings the opportunity to learn and develop the capacitive sensors system base on from the literature review and research which have been done before. This hardware part exposes the student in circuit design and gain experiences in troubleshoot the circuit. From the experiment of circuit measurement circuit, the charge-transfer circuit can be used as the one of the main circuit to measure the capacitance in term of voltage. High operating frequency of the op-amp and ceramic capacitors are used to obtain a good result from the experiment. The components also need to be examined first before starts the experiment to ensure all of them are working when they are connected to the power supply.

The limitation in designing the circuit is to find the op-amps which capable to operate with high frequency. This first design of capacitance measurement circuit only capable to measure the C_x from 1nF to 0.1nF only. This condition happens because of the operating frequency is bigger than the transient frequency of the op-amp. The operating frequency of this circuit must be 100 times less than the transient frequency. Due to this limitation, op-amp LF353 and with new values for other components are used for the measurement circuit. By using this design, the circuit is capable to measure from 1pF to 10pF. To increase the sensitivity of the circuit, it is designed on the PCB with large earth plane.

The sampling time to transmit the measured output voltage to the computer also important due to obtain the right values during the sampling. When the transmission involves a number of components before the data is sent to the computer, it will contribute some delays which will interrupt the right time for the data to be transmitted. To overcome this problem, latching method is applied to the data before it is transmitted in order to hold first the data and avoid the controller from loss it.

6.2 **RECOMMENDATION**

From this project, the whole circuit of the hardware system must be designed on the PCB in order to reduce the effect of the stray capacitance from the wiring. This way will improve the sensitivity of the circuit with the small changes in the measured capacitance. The prototype of the sensor system can be upgraded by increasing the size of electrodes and reduce the distance between the adjacent electrodes. The screen and projected guards also can be improved by using a harder plastic as to reduce more on the interference of the electromagnetic field from the surrounding. The sampling time for the output signal can be increased by applying higher frequency in the control circuit. The status of the electrodes can be controlled by using the PIC as to increase the effectiveness of the control logic circuit. The control logic circuit into the PIC. This will make the data acquisition circuit becomes less complexity.

REFERENCES

- 1. R A William and M S Back, 1995, Process Tomography Principles, Techniques, and Applications, Oxford, Butterworth-Heinemann.
- 2. Sleve Winder, 2003, Operational Amplifiers, Newnes.
- 3. Jacob Fraden, 2004, Handbook of Modern Sensors Physics, Designs, and Applications, New York, AIP Press, Springer-Verlag.
- 4. Edward Hughes, 2002, Electrical & Electronics Technology, Italy, Prentice Hall.
- S.M Huang, C.G Xie, R. Thorn, D. Snowden, and M.S Beck; Design of Sensor Electronics for Electrical Capacitance Tomography, IEE Proc. G, 1992, 139, (1), pp 83-88.
- PIC26F87x Data Sheets 28/40-pin 8-Bit CMOS FLASH Microcontrollers, Microchips Technology Inc., 2001
- 7. Jae Young Lee and Myung Cheol Park; Development of the Electric Capacitance Tomography for Two-Phase Flow Visualization, Proceedings of ICAPP, (6).
- 8. www.allaboutcircuits.com
- 9. www.alldatasheet.com
- 10. www.futurlec.com
- 11. www.kpsec.freeuk.com/components

APPENDICES

APPENDIX A

DIELECTRIC MATERIAL AND DIELECTRIC CONSTANT

Dielectric material	Dielectric constant,	Dielectric material	Dielectric constant,
	ε _r		€ _r
Air	1	Air dry (68 ⁰ F)	1.000536
Water	4-88	Water (32 ⁰ F)	88
Water (68 ⁰ F)	80.4	Water (80 ⁰ F)	80
Water (212 ⁰ F)	55.3	Water (390 ^o F)	34.5
Water (steam)	1.00785	Mineral oil (80 ⁰ F)	2.1
Petroleum	2.0-2.2	Heavy oil	3
Gasoline (70 [°] F)	2	LPG	1.6-1.9
Wood (dry)	2-6	Wood (pressed board)	2.0-2.6
Wood (wet)	10-30	Wax	2.4-6.5
Lime	2.2-2.5	Vaseline	2.2-2.9
Thinner	3.7	Teflon (4f)	2.0
Teflon (FEP)	2.1	Teflon (PCTFE)	2.3-2.8
Teflon (PTFE)	2	Polyester resin	2.8-4.5
Paper (dry)	2	Mica	2.6-3.2
Silica (aluminate)	2	Silica (sand)	2.5-3.5
Paint	5-8	Porcelain	5-7
Corn	5-10	Cereals (dry)	3-5
Ash	1.7-2.0	Industrial alcohol	16-31
Cement (plain)	1.5-2.1	Cement (Portland)	2.5-2.6
Cement (powder)	5-10	Chlorine (-50 ⁰ F)	2.0
Chlorine (32 ⁰ F)	1.5	Alumina	9.3-11.5

Examples of dielectric material with its constant

APPENDIX B

GANTT CHART FOR FIRST SEMESTER OF TWO SEMESTERS FINAL YEAR PROJECT

FYP 1

No. Detail/ Week	1	2		4	5	9		80	6	19	F	12	13	14
1 Selection of Project Topic														
-Propose Topic														
-Topic assigned to students	-									 				
2 Preliminary Research Work							:							
-Introduction														
-Objective														
-List of references/literature														
-Project planning														
3 Submission of Preliminary Report			•											
4 Project Work														
-Reference/Literature														
-Measurement circuit design /														
Laboratory Work						i na der sere								
5 Submission of Progress Report								•						
6 Project work continue														
-switch design/switched capacitor	.*													
charge transfer circuit design /														
Laboratory Work										~				
7 Submission of Interim Report Final	-											•		
Draft														
8 Oral Presentation				,									•	

	· .				
				·	
	:				
	stone				
	ed mile				
	uggesto rocess				
	ά ¢				
	•				
port					
rim Re					
of Inte					
ssion o					
Submi					
6					

		ľ	Ľ	ľ		ľ							ľ	ŀ		
° Z	Detail/ Week	-	2	3	4	S	9	L	8	9	10	11	12	13	14	15
ľ	Project work continue									. •						
	-Circuit development			ļ												
	-Part by part troubleshooting															
5	Submission of Progress Report 1															
3	Project work continue															
	- Circuit development															
	-Part by part troubleshooting															
	-Research and study on imaging															
4	Submission of Progress Report 2								•	1.1						
5	Project work continue															
	-Research and study on imaging															
	-Programming on controller		-													
	-Programming on Visual Basic 6.0					:										-
9	Submission of Draft Report	· · ·												•		
	/ Submission of Final Report	an a				:										
~	Project work continue															
	-Troubleshooting and adjustment									· · .						
. :	-Revision on the current project					:		:				•				
	status					:							· · ·	 		•

Suggested milestone Process

FYP 2

APPENDIX C TRUTH TABLE AND K MAP FOR CONTROL LOGIC CIRCUIT DESIGN

Condition:

- source electrode = 1
- detecting electrodes = 2, 3, 4, 5, 6, 7, 8

State transition diagram



Table C1: Switching and multiplexer control status

		1		1		1		T	1	1	1	1	T	ΤΤ	1		1
S _{8M}		0		0		0	-	0		0	-	0	-	0		0	-
S _{8G}			0		0	-	0		0	1	0	1	0	÷.	0	1	0
STM		0		0		0		0		0	-	0	-	0	1	0	
SsG			0		0		0		0		0		0		0	-	0
S _{7S}		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S _{6M}		0	-	0	1	0	L.	0	1	0		0	1	0	-	0	-
S6G		-	0	1	0	ļ	0	-	0	-	0	-	0	-	0	1	0
S _{6S}		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SSM		0	-	0		0		0	-	0		0		0		0	1
SsG		-	0		0	÷.	0	1	0	-	0	1	0		0	1	0
Ss		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S4M		0		0	-	0	-	0		0	1	0	÷,	0		0	-
S4G		 1	0	1	0	1	0		0	-	0		0	1	0	1	0
S4S		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Sam		0		0		0	-	0		0		0		0	-	0	1
SaG		1	0	1	0	1	0	*** *	0	1	0	Ī.	0	1	0	1	0
S _{3S}		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S _{2M}		0	Ţ	0	1	0	1	0	Ĩ	0	1	- 0	1	0	1	0	1
S _{2G}		1	0	,	0	1	0		0	1	0		0	1	0	1	0
S2S		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SiG		0	-	0	1	0		0	-	0	1	0	1	0	1	0	1
SIS		1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
xer	¥	X	X	×		X	0	X		×	0	x	,1	X	0	×	1
ltiple	B	×	X	×	0	X	1	x	1	×	0	X	0	x	1	X	1
Mu	υ.	×	X	×	0	X	0	X	0	×	-	x		×	1	X	

-	-	ľ
F	0	
	ςų	
1		
2	č	
ļ	2	
+	5	
i	2	
	Φ	
-	-	
٩	-	
ł	ü	
_	5	
ř	ī	
`	-	
ć	::	
ř	1	
١	-	
	<u></u>	
2	õ	
1	3	
F	-	
•		

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	PRI	ESENT	STAT	B	NEX	T STA	TE		J _{Q3}	K _{Q3}	Joz	K _{Q2}	Joi	Kqi	JQ0	K _{Q0}
0 0 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Q3	8.	61	8	G3	62	Q	00								
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0	0	0	0	0	0	•		0	×	0	×	0	x	-	×
	0	0	0		0	•	-	0	0	×	0	×	1	x	x	
	•	0	-	•	•	•	-		0	×	0	x	×	0	1	×
	0	0	-		•	-	•	•	0	×	1	x	×	1	x	
	0		•	0	0	=	0	-	0	×	X	0	0	x	-	×
	•	1	•		•	-		0	0	X	X	0	-	x	×	-
	0	-	1	0	•	-	-		0	x	X	0	×	0	1	×
	0	1				•	0	•	1	x	X	T	×	1	x	-
	-	•	•	•	-	•	0	-	×	0	0	×	0	x	1	x
	-	0	0	-	-	•	-	•	X	0	0	×		X	X	1
		0		•		0			×	0	0	×	x	0	-	×
1 1 0 0 1 X 0 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1	-	0		-	-	-	•	•	×	0	H	x	x	-	X	
	1		0	0	-		.0		x	0	X	0	0	x	1	×
1 1 1 0 1 1 1 1 1 X 0 X 0 1 X 1 1 1 1 1 1 X 0 X 0 X 1 X 1 1 1 1 X 1 X 1 X 1 X	-	-	0					0	×	•	x	•	-	X	X	-
1 1 1 1 X 1 X 1 X 1	1	1	–	0	1	-	1		×	0	X	0	x	0		x
			-	1	0	•	0	0	×		X	-	x	1	X	
					•				:							

K maps for control signal of J K flip flops



11

01

VZ 00

XM

8

0

10





K maps for control signal of CMOS switches





• $S_{2S} = S_{3S} = S_{4S} = S_{5S} = S_{6S} = S_{7S} = 0$

APPENDIX D

CMOS SWITCHES CD4066B DATA SHEET



		(MIT		¥11	T		đ			a	*	Ϊ. M	HHz.	Ą.	Ţ		ź	_	L.	н <u>н</u>	ц. Ч	
		ES MAX	6.25 A F	F	5	ľ	9 9	e R			Ī	1		ធ		Ş	ន	10	Π	-	Π	
		5847UR 25 77P	50 0 0	5 8 8	30		ę 9	125	\$	5 v	3	ş	-	213-5	*0	8	2	~	Ű	\$	<u>0</u> 5	
		501£MP	51	8	3		ម្ភិ និ	Ŕ						2								
		MDICATE ST T	άř.	- ¥	35		500 1200	86						H								
		AILS AT	950 970		5		3 S	210		⊥		<u> </u>		ถี								
		7 y 8	0.25 0.5	} - 	4n		9 S	636		ļ			ļ	ន៍								
		ģ2	insi⊊ un ⊊	5 51 51	ล ค		4 2	÷	۰n (<u>0</u>		5 di 1	9	2		<u>^</u>	2	15	H		-	
1		72 2	<u>ت</u>	10	ं					_	e -5 V Vel Gerefine S inthe Were		201 201 201 201 201 201 201 201 201 201	,×0.≁10. • • • 18.∨	ritrae,	ay			A.S 4	2		
ЦСН		NELLON				l		8	:	3-9 9	6 < VCS 7. FG 7. FG 7. FF	- 25 V 58 14 M 56	NA AS-	NN917*	198 198 198	0 			ζ. Ves	93A - 2	(C - V5/S	
AL SWI		TESTCO				1		a 987 a			- B - G - A - A - A	- COD	A VGSA.	к ок у. 	141 - 450 181 - 450 192 - 181 192 - 181 192 - 181	GN 600 #		е 20 њ	15 C	75-0	0×5V V	
ATER	eristics					- sendinc	<u>22 9</u> 3	4	ر با	2 -	?\$¢	23	53 59	No. No.	\$\$\$\$¢	23	₽ <u>_</u> 49	<u>.</u>	5	9	9	
	Paract	AETER.		settaura I		(165) JAN	and the second		die contractor	te in decrea	a'nterië Gh		Stan Phile	urtud hene Lijaaristi u	à crùnnadh Acy		fred to		والمتلك المراد	international sector	the state	
066B	tri cal o	PARAN	Į	i i		i tapitas			1 5		Teni h Culati	역 N T	-50-45 frequent	lingude's curriteri ()mise;	-SCade Numpeo				lipue	CUTed	faction of the	
93 i	\$			ģ		ð	5. 4			1	in			4			4		ڻ ۲	ů	Ú.	I
				—					• • •													
CM0S QUAD BILATERAL SWITCH COMOS QUAD BILATERAL SWITCH COMMAND WAS - NEW DATE WAS ADD TRAILED AND TRAILED AND TRAILED AND TRAILED AND TRAILED AND TRAILED AND TRAILED	atings over operating free-air temperature (uniess otherwise noted)† rarbe Vv voltaes fefereroet to V tembrail	ige, Vie (all injuicts) 1. viaby teacher intrational and the final and t	Alparkage Serection Serection Serection	FW package	e (guing societing): f 5 = 1/22 may (1,59 = 0,73 min) from case for 90 3 max	sulte range, 7-4	ad under Aussunder mastetur- närt på freng omter er de menge om frendende. These uter treas religionary and a de kose at it stere at vary atter and dat ford begrønd, it med installet at atter frendende atter atter dat fa Etter - vedde ster dat atter dat ster dat ster atter de dat ster in atter for			1997 - Alexandro - Ale	0) 521											TEXAS INSTRUMENTS

	PICAL CHARACTERISTICS	INCE TYPICAL ON-JIATE RESIJTANCE INPUT SICAL ON-JIATE RESIJTANCE INPUT SICAAL VOLTAGE (ALL TYPES)					الالتحديثاناتونية المريقة المريدة المريد المريدة المريدة المري مريدة المريدة الم المريدة المريدة	「人口の話」 「「「日本」」「「「「」」」」」」「「「」」」」」」」」」」」」」」」」」」					11 10	Figure 5	TEXAS INSTRUMENTS GREED MEDT AT BUOTURE
CD4665B CMOS QUAD BILATERAL SMIT	surversion have been then a find and an and	typolal cristate res Net dicall cristate res Intert dicale J	die eine Summy Without Von- Von) - it v Harringen Von- Von) - it v Harringen Von - Von - Von) - it v Harringen Von - Von - Von) - it v Harringen Von - Von				v _{es} - input Sanai Voltago Figure 2	TYPICAL ON-STATE RES VC SUBIT STAVAL VC T205	gt = 1857 - 90At obstant Attens	- POUR			2 	Figure 4	
		•													
D4066B WITTCH		EKS	>	24	TH I	ž ž	WH4	' *			X YAN				 • • • • • • • • • • • • • • • • • • •
CAROS QUAD BILATERAL SWITCH	scurate to hove the readen of the rade and the rade of the rade	TEST CONDITIONS YEAR	110.44 110.45 × 10.2 mm 10 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1	Figure 8 5 56 (MAN) V 10 7 10440 15 7,04040	2 VDD-V23 + 15 V, 18 2011 2014 21 20 21 ⁻⁵ 2011 14 12 VDD-V23 - VV Pandul Newit,	ມ 20 ເລີ ຊີງ 100 10 10 10 10 10 10 10 10 10 10 10 10	* ¹ 0.0. Vace - CMA1, 5 15 15 15 20 * ¹ 0.0. Vace - CMA1, 5 8 8 • 10 15 2 - EVENT 10 8 10 8 • 10 15 2 - EVENT 10 10 10 10 10 10 10 10 10 10 10 10 10			Switch sport Lennish	-55°C -46°C 25°C 85°C 125°C NeW MAX 0.84 0.61 0.51 0.42 0.55 0.55 0.55 -0.94 -4061 -0.51 -0.42 0.55 4.5	1.6 13 13 14 C0 C -1.6 -1.3 -1.1 -0.0 05 4.0 4 29 24 15	म्		






.

APPENDIX E

OPERATIONAL AMPLIFIER LF353 DATA SHEET

	000 200 200 200 200 200 200 200 200 200	1765v 1765v	ein ve die Ein ve die Ein ve die	Articl's The Tart	4074						<u> </u>	J'I'C	12	¥	4 a	720	A-10		>>	ę	4	mà		doits		9	21/17	WH2	111'YAU	Tries, LTE		
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			din n. The s						#	. .		<u>ç</u> ,	Â,	•							4.5 1			Max							
	ing Mather		16 - gith th ng 2 - 66 - gith th 2 - 66 - gith th	andra andra andra Managara Managara	Marrie M				1.11		471	9	*	8	- C.	S.		호입장	21- 21-	8	с:	9 80		1575.1	ц.	N i	13	4	ş:	6.51		
o Serios,	(60 sec) (ac) (ace Moun		in the second	it and AC with a true specto						ų						ম	<u>ي</u>	\$12	E 11	2	R				HIN.		\$0	23				
Scal Outlos P	ni, Vapa Phase as infrased (15 a Sig AN-459 (5 a	(2V CONTRACTION CONTRACTICONTRACTICONTRACTION CONTRACTION CONTRACTICONTRACTICO	(C) State of the Alexandre mains (C) State of State (State of State of S	1			0		2.11.00 L	securitors	Ř _a ⊶10km, T _e ×25°C Óver Terroent⊮v	R _a =13 RD	1 = 2510, (Noraz 0, 6) 5 = 2640	1-2510, (Tiones 0, 6)	1,42500	V ₂ -=154, T, -25, C	V _e ×a10V, Ř, ⊨2 kΩ Dver ľar perature	V _e ratov, R1060	,1,5% = * ⁸ ,7	Tr0: 5"8	theia Zi			Correspons		e.22°C, tet Hz-20 Mz det Polisrad)	==154, *, =25°C	artev, t _a esso	42°C, Rue1500, 100 ac	24.0 % IG00 Hz		ş.
() april	se tayuño Sales Offic iris.	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	2 2 7	Confine	514 A.V.2 22	ł	Ŕ	44	ł			2		f		f		Í	-	f	Ĥ		R	┝	+	Ļŝ	~~	Va-	1	+	$\left \right $	
ite Maximum Ratings	Assospare specified dedres a dart the National Semicretucier (s for availability and specificatio	ងក្នុង សេដសៃក ខែកព្រមរោធន អ៊ីនិកទ្អូន	agerida' tueni 13. martin - martin an	ge mange peace of et Oroet Duration	mperatura Range Mantenan 10 see 1	riternations fire Package	ing (10 save)	ctrical Characteristic		100000004618844	input Officer Visitage	Average TO of Ingut Officer Votrag	input Critees Compet	Input Bizs Dunnin	and Resistance	carge & gral Votage Gain	÷.	Output Websige Swing	input Common-Mode Visiogu Ramee	Constront Mode Rejection Ratio	Surgey Voltage Rejection Ratio	Suppy Current	ctrical Characteristic	Pansmater		Amplitar to Amplitar Ocuainy	Serve Party	Gals Bandwidh Protect	Equivalent is put No to Voltage	Equivalent logat hose Carent		
Absolu	st Military gatesise con Dismiliation	Stady Vet Reverber Operating	Diferental	Cuput Sha	Stendar for	Scheing V	\$ckord	DC Ele	Unite II	Honora		12 and	ē		é	te t			1	語の	-568	<u>a</u> .	AC Ele	Symbol			SR SR	CBN				
F3	" 153 W	lide Ba	md	wie	it h	I Du	iai	JF	ET	- In	put	: 0)pe	rati	on	əl	Ām	pl	ifier													
Aguel 2030		onal Amplifier		at whose to make the at	and			torian ; tor	50 H. 20 H.		· · ·		agram	ndine Packa <u>e</u> s						Top View	1959au, Lifossana, or diasona - Allenter Extra en Altan											
	h	out Operati	eatures	fromal y simmed, effs Low front bias eurram	Lowitput 10 Sa water.	techno para tanta mana 19630 gain tantahaidhi 1954 dhar char cha	Low supply butters.	High (nput inpediatorix Low (stai) / armania dia	Low 1/2 noise server	resi somnig one to u.	•	1	onnection Di		1 1.542	The state of the state	THE REPORT OF		┝╼┛		Qieles Member LF Care Le Production											













APPENDIX F

MULTIPLEXER CD4051 DATA SHEET





				Line T 3	Ī	>	2	7	٨	-	2	Γ	ā	ŧ	<u>#</u>	•	e.	Ę	ą	Đ	đ	P	2	Ţ	*		Γ	UNITS		Ν	γH	Mł.			
			õ	MAX		51 F	*	4	,	·	- 5		2	ន្ត	3	Ş	Ω.a.D	UTE 제	240	Q.	19 5	948	<u>8</u>		μ.		ATE	e.	3	8	я	8			
			TURES	7		·	·	٠	•	·	±10 ⁵		69¥	163	123	1	4C0	tea	123	q	300	8	g		17			F	л	9		_			
		Naus V	ENPERA	S.H		•	·	·	25	r.	-		·	•	•	·	4	٠	٠	·	•	·	·	·					SEMECO	ŝ	CDUSE				
		1		1		15	\$	+	ş		- 5		•	·	•	Ī	'	•	•	,	•		·	·	•								ł		
NO SOL	ful far	nie v sie	A No	£		÷	<u>_</u>	-	42 12	-			·	·	·			•	•	·	•	·	•	-					NK1 DO			Ĩ			
2B, CZ	in Furda	o na na		ş		¥1	44 	-	뙭		- 14	ļ		·	· ·		••	•	·				•	-	j		NUCUS		ULTRADING IN			NW DEar			
D405	al and a second s		╡	<u>ک</u>		аў 1	_	+	윎	~ :	#0#		•	•	•		•	1	<u>.</u>	-	•	•	•				BT CON		19 SO			102 H.			
51B, C	140			000,		iA	2	2	¥1	83	2		ι <u>η</u>	₽ :	<u>ب</u> بو س	<u>'</u>	Ή	¥	≌	•	40	#	2 4	1				R. (100)	4 74		a	٦			
CD48(al testin	New York		V521V		20	12						o,	•	• •		io 	0	•	•	0	•	- c					12100	5		キ 湯:	E I			
	and Car	100	COND	(A)(超A	ÿ	VER - N	- <u>1</u>	5 6 9			ŀ		•	•	- 4		ð	•	•	¥	5	9						NI N	1 1 1 1 1	, 1212) MER	20.cm	·			
	ð e	ja≓	Γ	(a) 26	- FILINGIHAN	다. 가 같은 가 같은 가 같은	:	2			11 U I		in Soft			Τ	n alfra	12		T	1	9		1		÷	L	Ms(- 501at	EE.					ų
	fisation		L		1990 C.F. 11	<u>الم الح</u> الح	¥ :	36	걸		N N	1	<u>ू न्</u> य	ц.		1	<u>ب</u> چو	i ai i			 (Jeation		5	nent) year	indut i					
	Ical Speci			ARAMETER	IDT FADCINE	ow Vesselle, I					unieri, ija (M	then Chief T	Concentry.) illuse Figherer Le	ł	T patient of	A-to-E-philling	10		tin Date T	Ó ING SAI I	Geo Fulle		The state of the s		cat speci		PARAMETE	July Frage	[Sate Wiles					
				4	CONTR	letters Let			H Ind I		D haped C	interacting.	22	£ -		Property		ĥ		946	Ξ¢	5		1-m-IC	All And All All All All All All All All All Al	Electri			See.	S					
		19 19 19 19 19	54		2.54			the othe						illeTe		¥	ł	1	ž	-	•	•	-	-	1	ÿ	•	ι <u>κ</u>	ų,	ų,	¥	ŀ	: e	ľ	
		e (ND)	. 23	5 a 2	1	ě.		ado pun da			1940 - 1940 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940 - 1940		_	MAX	2	40	¥	8	8		쿩		·	•	#100 #141 20			·		•	,	8	s	8	
		1 Tra			infordation interview		2	the staty rand			A NEW	100 C	C SARA			ð	3 건	ą	2	ę s	ţ,	ä	<u>,</u>	-	5	ч		8	먣	-3	32	; ,	: ¥	F	
		() Meta ()			ite Kitere	At the Party of th		1437 A 15 15	ci.		Y subpry	(YEARING	CHITEKA			ŀ	ŀ	·	·		ŀ		1	Ţ	•		T		4	•	·	ŀ	ŀ	Π	
	nation	os l'Iquica			Temperat			Since 1			þ. Hennet	1.22		1		9													-			T	T	Π	
40535	notri la	<u>×</u>	::	11	1 R 🕹	141		- 2.3	5			- 197	٢L			Ľ	8	ŝ	8	<u>8</u> 9	1	ŀ	·	•	6			·	·	•	•	Ľ	1	П	
B. CD	12	Reiter			10.00						Ful Tar			3		150 151	906 906	90 90 90	2008 0005		24 24	•	-	,	2, 300 (Mum 4)			•	•	-	, 	$\frac{1}{2}$	Ŀ	Ľ	
<u>ک</u>	Then	Thermal Residen		MS Package DN Package	Victoria di Cara di Ca	Vacant: Su's		district distriction (c) di			ia Furdan Ful Tan	PERMIT.		24 24		150 15	10 500 500	98 98 98 98	100 5000 2000		218 500 \$20	•		•	(946 2) at 300 (946 42)			•	•		, , ,				
ž	Thern	Thurmal Series Fire-to-e		L Package - MS Package - PMP (Package	National Action of the second		The second s	and substantial data and and a substantial stands		- LESDAN	de Taélo is Fordan Ful Tar			24 24		1 1 2 2 3	10 10 500 500	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	100 100 20C1 20C		330 216 500 \$20	•			elonithele & et 300 hueen			•		•	, , , ,				
18, CD4(Thern	Thermal Register the over 15 Percent		- Approach un manager - regeneration (MM) Manager - Approximation (MM)	u 1550 National Angle		The second s	iga ^t http://doi.org/job/control/doi.org/doi.org/ accession-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control- control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-control-c		incom netto "EBRES.	an a the Takin is Fur the Full Tak			101 mm/		1 1 2 2 2 1 2 1 4 1 4 1 4 1 4 1 4 1 4 1	10 10 10 500 500	15 X 33 60	20 100 100 2001 2005		15 200 216 500 \$20	•			18 E1000%458-2000%446-62			•	· · · · ·	•	, , ,			14	
CD4051B, CD4(Them	Thurmal Reviews A Korta Orio		And Parkware Contractions	ASSPC to 125%C Manhandran			and de Mainga ⁿ triép déanté jaithaénéné déanégie (p. d. 1944 - Andrewski Andrewski, andrewski de Andrewski de Andrewski de Andrewski de Andrewski de Andrewski de Andre			Literatives of Meridia Takin in For the Full Tay	- MALOJH WAS CONTRACTOR (1942) (Dues - 1943)		24- 101 may 101 may		- 5 5 5 5	- 16 16 16 50 500	- 15 25 60 60	- 36 100 100 2003 2005	2051 025 025 025 000 × 0 0 0	17.3 1005 31-2 1002 31 0	•••••	2		ර 16 කරගැන්නෙ ක්. 200 (කියනෙය			•	•	•	, , ,			15	
CD4051B, CD4	Ther	Thermal Sector		n maanaan Maranaan Maranaan	Service and Servic			autoria di Antonia de Antonia "estare fatta de Antonia de Antonia de Antonia Antonia de Antonia de A		initial about the accretion process which accessed	nuis Conditionalities, s'Mérida Takin à Fur da Ful Tar	outer of the construction of the part of t		Vee 101 Vee 101 Vee 101 - 10	· · · · · · · · · · · · · · · · · · ·	12 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	16 10 500 500	- 15 X 30 900 900	- 200 100 2003 2003		0 0 15 200 215 500 2:0	•••••••••••••••••••••••••••••••••••••••			0 0 16 El000044642 E13001464642	· · ·		•	•	•	•	A-2040. 5 1 1 1			
CD4051B, CD40	Them	Thereised Thereised a truba of a		、4番茄はAna The Ana	Sector In Cases			· · · · · · · · · · · · · · · · · · ·	l de fan de f	obstantion in cardina when the accretion percent of the a ccretion of	006 Commune Conditions Friese, SPArale Table to For the Full Tan			Marity Di- Bi- Wandy Wang Wang Wa	tourteurs (Veal		· · · · · · · · · · · · · · · · · · ·	15 20 900 900	200 100 2003 2003		0 0 15 200 216 500 210	· · · · · · ·	2 0		• 0 0 16 E100(0446-2) E1300(0446-2)						, , ,			•	
CD4051B, CD4	There are a second and a second a	rto Ve) The minimal Review of Kolles Wer E. Frankersen		and and a second se				de bere strand stade de "Altaustik fillerative" fillerativ freignen" (1995). De see fillerative de strand film Alter and altere strands and and and alter and alter and alter and alter and alter alter alter alter alter alter	i na manana ang kananana na mangka sa na	it in it is the second of the static of the second party of the second second second second second second second	officedicate — communicant similaries (Printing Table & For the Full Tan	n, - aue, o aix offered freque (2018 a) Anti-rise (1918)		10			10 10 500 500	- 15 23 900 900	2005 C305 001 001 32		0 0 15 200 215 200 210				age - 0 0 16 action(nuclear) at 200 (nuclear) and antiser						• • •				44



APPENDIX G

PIC16F877 (ADC CONVERSION)

The ADDODA register, worken is Niggelar field, care and the speciation of the AdD module. The AdDODA register is presented at the AdD module of the AdDo-register is presented at the AdD module of the Addo-tes at the part is presented at the addot at the Addo-ant models (space (state and and the the working theo-ative at the addot and about the the working theonotidiarumi interimentari per colongitas Alti teriopida cara dan tearral les tes (Altinetico das Reangia Michi Fearrig, Ned-connese diarecus (CISTACCI). DEMOSCIENCE ST PIC16F87X The ACP structure from their properties. There are there in Part of the second We fill be cleared. In the strainder liu e dai metarrarkad bili, maatan 197 3 · Publicherstein Register (Although) A.C. HOMMER Low Management (ACC) (CLA) · ALL Control Hesterant, ACCOMP. MD Code (Hegelsen) (ACCONT) PHANE e AGT converter mediate la specefica de AdT converter mediate la stelació esta scrimarian reo presentara conseri a in this estable ditioned heim the telephone Alls translatin 201 confliction **TENNE** RAMA) ALL MARKED IN segister 11-1: Accent register (Acoress: 1Ph) 121121 Mar ni Pri - . . . 「日本のないの」を見たり、「日本の」の「日本の」ののである」 atsations Atheonedican Smith Ma onve Silizi The ACI other are the state building of Existing at the first state of Existing at the first state of the sta The Andrew Structure (Add) Conversion International State like weakspringer chergen waard de verd heid enjand ker Die beged wijde werkinger sied fei desperatie je die keine List are contractar. The contraction from generation is de-terrent at official modely inversion increased an experiment use. The Avid contracts of the strategy flood with all eesalts in a contexponding (16-ph) clybel administ. The A.D. and the heat heat heat is we will have a finite and we have the interspections of the first to a set to startly mathematical VDC. LSC = statter S. HD SAIND Gestingsteen erweet: Heard ist 121 . 62 m et arrend 3, jalizan hagel . a cherry f, REZUNT aus muchannesis, stadadada au muchannasis, stadadada cool e channello, (NACMAR) 200 e channello, (NACMAR) 11.0 ANALOG-TO-DIGITAL CONVERTER (AD) NODULE (AN A CONTRACTOR OF A DAY ABER **NDCK: ACT ON IN** to a Vielan at POR R o Restauted to E COLOR 11-031-1-Denoy 4 2 Aucto Stated. E-2004 K.couth. Technology 24: Althe relation with start lefter aras, Kohu, ker Kohû. の言語 推畫 5 2 No. 1 and ा विजयतिमा प्रिष्ठमुम् मिन्द्रा साम्ह्रीय हरेन्द्र के लाज अली बन्द्रमान्छ हिंदी, रोती बात्र देख व्यत्तावक हिंदीप्रेके हत्ता वन्त्रेन् - डिज्जस्व वर्त्त स्वक्तार्थ का दांचर-डा हु रिय PIC16F87X DESPOSIO-PAR ូនមិន អាម្រិតកំណោម ដំនាស់ខ្លាំង ដ៏ខ្លាំងដែលនៅលេះ
 ដំណាន ដែលនៅ ដឹងនៅលេខា ដែលនៅ ដែល ដែលនៅ ដែលន ដែលនៅ ដែល ដែលនៅ ដែលន ដែលនៅ ដែលន ដែលនៅ ដែលន ដែលនៅ ដែលន ដែលនៅ ដែលន ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៃ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលន ដែលនៅ ដែលនៃ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៅ ដែលនៃ ដែលនៃ ដែលនៃ ដែលនៅ ដែលនៅ ដែលនេ ដែលនោង ដែលនៅ ដែលនោង ដែលនេ ដែលនោង ដែលនោ ដែលនេ ដែលន ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដ ដែលនេ ដែលនោ ដែលនេ ដែលន ដែលនេ ដែលនេ ដែលនេ ដែលនោង ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលន ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលន ដែលនេ ដែលនេ ដែលនេ ដែលនេ ដែលន Meridian Sylvericana, Alexania Razalva, Frankrika (USAS) SID yada sebi adama tion that investment they determine the first of the station of the Contraction of Auto, and a standard from the 12.2 mg 化合合物 建合合物有效 法常已 医尿道胆根 医有关系征 人 Three bet to with the second the second second Princip (Solid Manusching Antibut weite Globalty (Solid Antibut Registration, principal and principal and Tabler 19-46 Shandahana wana dana wana Two Couldrey Congress, SWM modules · FUNK COMP. INSURATION D. MICHAEL Peripheral Feebures: DENNESS NUMBER Ī CARACTER ST Pin Diagram オンジョンち - COLOR É PLC: SUM dirichted inn.

28/40-Pin 8-Bit CMOS FLASH Microcontrollers · White the states is a second in the second s High Stelevise Contract 25 tab
 Contential Instantial endition of the represente Uaru aku Menenadi P. Adal Program Menory. Upar 2005 a disya nel Cala Marrisky (HAM) Upar 2014 a disya el berrezak Cala Marrisy Procession realimities material to program mentury
 Webs equivaling voltage range. 2.69 to 9 by Los (Mart, Right Spins) Clarks Flag Branch Richter Constrates Startura Tatran (CCP1) - Malandag Tanan (MDS), MBAranomi apadala ND Capatral ing system: UK + 20 MHz clock input UK + 200 particularity cycle Frank contrast time to the PLC TELED Above AVENUE AVENUE Mistangin ingela internetiona anongi Ani program Busanaran Markatin angkain ingela ann an Sheeth "gann nagarran na sheethar an an a · String Builded and and the polythese of the second Savjoat mojudat in inje Deta anost: · Copy the stage work included for the co Contraction of the state of the Milaradontraliar Core Features: Incorrection constraints on the plant A Colombal (applies) Q 20, 4 Metric · Elgin and Constitutions shirt A T phi h prime in the state of おおお あ 御田あた 「白 光 - Finglististicals code profession Mujiti patketi mana Kisol ci ^Nu creditation for relation operation · FUNDERS TIMES (FWHCI) SHE e 2014 Blancing Technicige Inc. Frank Santag Slikel¹⁰ ming MICHOCHIP Levenseys our startificate CHERT IN SPECIAL CONSIGNATION OF Pully static design Receivers というなどの の方です。 Ē



APPENDIX H MAX232 DATA SHEET

+5VrPowered, Multichannel RS-232 Drivers/Receivers BSOLUTE MAXIMUM FATINGS-UXX23AMX230-MX241 BSOLUTE MAXIMUM FATINGS-UXX23AMX230-MX241 Comparison Comparison BSOLUTE MAXIMUM FATINGS-UXX23AMX230-MX241 Comparison Comparison	Homology Homology Homology Harrison Harrison H		MAX220-MAX249															
+5 V-Powered, Multichannel RS- Drivers/Receiver BESOLUTE MAXIMUM RATINGS-MAX23-MAX24 BESOLUTE WAXIMUM RATINGS-MAX23AMAX23-MAX24 Comparison Drivers/Receiver APR Mass Science (Comparison) Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison	+5 V-Powered, Multichannel RS: Drivers/Receil Drivers/Receil Colspan="2">Drivers/Receil Drivers/Receil Drivers/Receil Privation Colspan="2">Privation Colspa= Privation Privation Colspan="2">Privation Colspan="2"<	232 Vers	2000 2000 2000 2000 2000 2000 2000 200	d Antifactur Dependent for MACCESS	UNITS	74	Ţ	ţ	į		ŧ	2	T	2	¥	-]	66
+5V-Powered, Multichannel Drivers/Re BSOLUTE MAXIMUM RATINGS-JAX233AAX30-MAX34 Comparison Zahn Nuss 20 (Sense 11 Sense: 2 and	+5 V-Powered, Multichannel Drivers/Re Drivers/Re BSOLUTE MAXIMUN RATINGS-MAX233MAX230-MAX241 ABSOLUTE MAXIMUN RATINGS-MAX233MAX230-MAX241 Name Control of the relevance of the releva	RS. Ceh		A March	NAX		ç q	-	-	œ i	, <u>-</u>	8			R	2		
+5V-Powered, Multichan Driver BSOLUTE MAXIMUM RATINGS-MAX230-MAX31 Driver BSOLUTE MAXIMUM RATINGS-MAX230-MAX31 Driver BSOLUTE MAXIMUM RATINGS-MAX230-MAX31 Driver Common Driver Drinter Driver <	+5 V-POWEREd, Multichan Driver Driver Driver Driver Driver ABSOLUTE MAXIMUM RATINGS—414/X203/ALX20 ADSOLUTE MAXIMUM Colse = 470 COL	nnel s/Re	MATCH MACHINE MATCH MACHINE MA	seatonach Seatonach Seatonach Seatonach Cá a 1 Dal		8.Y.	5 .	10	3	"	<u>e</u>				HÌ T			
+5 V-Powered, Multi Dr. P:SV-Powered, Multi Dr. D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D: D:	+5V-Powered, Multi ATINGS - MAX203AMX230-MX23 Dr. BSOLUTE MAXIMUM RATINGS - MAX203AMX230-MX23 Resolution and another structure in the structure i	chai iver	4 2014 2014 2014 2014 2014 2014 2014 201		H	C/9*							2:0	2.4		Ŗ		
+5 V-Powe BSOLUTE MAXIMUN RATINGS—MAX203 Colore Colore<	+5 V-POWe ABSOLUTE MAXIMUM RATINGS-MAX203 Non-state 200 kmstack	red, Multi Dr	MAX250-NAX24 20Ph Was 20(000 20Ph Was 20(000 20Ph Was 20(000 20Ph Was 20(000 20Ph Max 20Ph Was 20(000 20Ph Max 20Ph Was 20Ph 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph Max 20Ph Max 20Ph Max 20Ph 20Ph Max 20Ph Max	r jannavar dengar iz Andra Javanya Markay Markaya Anzon - Marko Markaya Vice = 54	7	2400 to graved	265240201				4412011	CN (MAUZDUY235-241)		-				
ABSOLUTE MAXIMUN RA	ABSOLUTE MAXIMUN RA ABSOLUTE MAXIMUN RA Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver- Ver-	5V.Powel	TINGS	Merchan Raing True das A minimum Japan Brain Japa Selficit May 200 NSTOS — MAX22 241, Vicc a + 51 a 10 M 241, Vicc 3 + 51 a 10 M	CONDITION	ittel outputs issued with	WECZERIES	V MAX241,239	Much:	MACCER VLC221	C MACCOCCUSTORES	HON MADERS EN OH		i (navozen). I (navozenzisti zerien)				
ABSOLUTE MAXIM Control of the second of the	AB SOL UTE MAXIM AB SOL UTE MAXIM Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac- Vac-	+				AI FAIS	No Fod				T., # -26	TIN: ET4, 3	^t iN	の方法	The CY			
# \$13.1%E####################################			BSOLUTE MAXIM Control Cargos Martine Cargos	ARE FROM THE INFORMATION AND AND AND AND AND AND AND AND AND AN	PANAMETER	utter Vicitige Samp	ce Power Suppy Current		· Power-Supply Cumate		national Subtry Current	that Logic Threehold Law		עקייים ואינגענע שקע	ogic Puel-Lip Cumme	conner indus Notage Decam g Range		MIXIN
			MAX220-MAX24	9														• • • • • •
MAX220-MAX249	MAX220-MAX249	RS-232 BS-232	Ceivers Feetures upply down estfeations to transion the transion	e Naman Su Bran Bran Centron Brance Brance E Centron E Centron E Centron		-Now Toble			terstatet.		aly a Leithiann - 1					tynutyteer Hilly FC referipar	inde Beer ontoleig Beer ontoleig Beer altabation model and altabation model and altabation betries beer and altabation	and frogues 1 ect! at

General Deischlubunden die Abertheten die Aberthet
Generating the second s
Generative of the set
Aburda State



Process Internation Construction Constr		RISTICS-M 24. Vice = 50 = Tuble Trace	A X223/NI A X280- NI A X287 (*5. Na veza M veza, (*2. = 50. «*3 unkesterenter:		ued) - Lot's	(IEDW)	MUX23
Real Three And Market			CONUTIONS				
Control Private Structure Control Accession 17 2.4 Four Threatheld Hear Tax = 25° C. Tax = 25° C. Tax = 26° C. Tax = 26° C. Four Threatheld Hear Tax = 25° C. Tax = 26° C. Tax = 26° C. Tax = 26° C. Tax = 26° C. Four Threatheld Hear Tax = 26° C.			Norma coention Sector a cy (NACC22) Sector a Cy (NACC22) Stutteen (NACC22) Stutteen (NACC22)		<u>के</u> . मैं		24
Thrackhold High Thrackhold			line av (Man, Man). Nothed Aperation Total = 50 (Marticel).		5	1	
Four Hysteres: Ena 5V, Vol. 5 S, To Nysteres III & villown 0.2 C.5 1.0 V Control Volage High Vol. 5 S, To Nysteres III & villown 0.2 C.5 1.0 V Control Volage High Control Volage High Control Volage High 0.2 C.5 1.0 V Control Volage High Control Volage High Control Volage High 0.2 C.5 1.0 V Control Volage High Control Volage High Control Volage High 2.5 0.4 V V Control Volage High Control Volage High Control Volage High 2.5 0.0 0.4 V Control Volage High Control Volage High Control Volage High 2.5 0.0 0.4 V Control Volage High Control Volage High Control Volage High 2.5 0.0 0.4 V Control Classe Time Ministron Ministron 2.5 0.0 0.0 0.0 0.0 Control Classe Time Ministron Ministron Ministron 2.6 0.0 0.0 Control Classe Time Ministron Ministron Ministron 2.6 0.0 0.0 Control Classe Time Ministron Ministron 0.0 0.0	Line particular	0.000 	stadin = Gr (Max235,236;240,234)) Srikatorn (NAX223) Stadin = GV,		ŝ.	2	24
Prior Methodes Vecce 5X, to mystered in the addrewniction 0.2 Cols 1.0 V Read Meditions (An existing Might) (An existing Might) (An existing Might) (A vice 5X, to mystered Michael Michae			EVIS 24 (144), 152 ml				
Found Maintainers Tax = 43°C. Vice = \$V. Total Maintainers	stad Hystelets	lee a 34, 10 1991		g	g	2	2
Control Volage Low Current (Surger Life) Current (Surger Life) <thcurrent (surger="" life)<="" th=""> <th< td=""><td>rend Postshance</td><td>14 - 28°C. Vec</td><td>8</td><td>M</td><td>"</td><td>-</td><td>2</td></th<></thcurrent>	rend Postshance	14 - 28°C. Vec	8	M	"	-	2
Sectore Versing High Centre - Info. Sectore - Versing High Sectore - Versing High Sectore - Versing Sectore Leakage Current Final - Version Construct Leakage Current Final - Version Monization Monization <td>cis Curbut Volisgia Low</td> <td>2.n = 1.6mA (M)</td> <td>UCEN/222253, Iour = 1.2mk/</td> <td></td> <td></td> <td>14</td> <td>> 2</td>	cis Curbut Volisgia Low	2.n = 1.6mA (M)	UCEN/222253, Iour = 1.2mk/			14	> 2
Construct Encade Name Enc. Mail Floring Name Mail Mail 400 Mail Annual Mail Mail Annual 400 Mail Annual Mail Mail Annual 400 Mail Annual Mail Mail Mail 400 Mail Annual Mail Mail Annual 400 Mail Annual Mail Mail Annu	Les constan vonage Might	Corrantino N's Right s'Vect	EN= CY MAKZENS	e N	500	ŝ la	- 11
Construct Encare Time weating construct Classics Time 200 Mol State Mol Mol Mol Mol State Mol Mol Mol Mol State Mol State Mo			Market I		600		
Current Chasele Three Nathram Naturation (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (2015) (r Custud Enable Time		NUCCUSSIONS (2001240)		ą		2
Component Internation Component Internatinternation Component Internation		Actinal	NAX223		8		94
Result Result<		tastation)	MUX2361235,0291240,0241		997 19		:
Amont Learly C, a fixer for the private in the solution is in the solution in the solution is in th		16.282 N M	National constants		"	្នុន្ត	207
Muccesswarczekwiczek zw. Tara + 26°C, Vice a 50°, Sie 200°, mazurachom 8 3,1 20 All Region Stee Fills - 20 at 00 m/s 10, a 500° franzurachom 8 3,1 20 All Region Stee Fills - 20 at 00 m/s 10, a 500° franzurachom 8 3,1 20 All Region Stee Fills - 20 at 00 m/s 10, a 500° franzurachom - 20 franzurachom 4 20 MuccessMaccessMaccessEntra + 20 at 00 m/s - 20 franzurachom - 20 franzurachom 4 20 MarcessMaccessMaccessEntra + 20 m/s - 20 franzurachom - 20 franzurachom - 20 franzurachom - 20 franzurachom MarcessMaccesut - 20 m/s - 20 m/s - 20 franzurachom - 20 franzurachom - 20 franzurachom			WHY IN THE		_	9	
Alt Region Stee Fills Muccoshi Aurocashi Ana - 3810, Mrc a 60, Ar a 60, Ar a 60, Ar a 60, Ar a 60, Mrc a 10, Ar a 10, Ar a 70, Misht a 40, Mrc a 10, Ar a 10, Ar a 40, Misht a 40, Mrc a 10, Ar a 10, Ar a 40, Mrc a 40,		N. C. 210 10 700. 1. a 210 10 700.	Nastaja, Zah. Taja +25°0. Vee a SN. 10. a Beef to 250000°, maasukad Non 10. +3%	**	5	â	
that Constant Relations Vector Vector Vector a v2V Start a	単語語を通信 反応機能に続	NUCCESSIANUCCESE - 2102 10 702. - 2112 10 702.	Max223 Ta = -2610, Vcc = 61, CL = Stoff to 29.000, measued from to +5V		न	8	
their Output Short-Casult +13 MM	their Output Realistance	ACCENT BY BY	ol, Neutra - EV	350			ġ.
	mat Outral Short-Cacut				ц.		ţ
						Ĩ	3

042XAM-055XAM

