SOLID-STATE BASED THERMOELECTRIC DEVICES FOR COOLING AND HEATING

By

FATEN BT HJ MOHD SAID

FINAL REPORT

Submitted to the Electrical & Electronics Engineering Programme in Partial Fulfillment of the Requirements for the Degree Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

> Universiti Teknologi PETRONAS Bandar Seri Iskandar 31750 Tronoh Perak Darul Ridzuan

© Copyright 2005 by Faten Bt Hj Mohd Said, 2005

CERTIFICATION OF APPROVAL

SOLID-STATE BASED THERMOELECTRIC DEVICES FOR COOLING AND HEATING

bу

Faten Bt Hj Mohd Said

A project dissertation submitted to the Electrical & Electronics Engineering Programme Universiti Teknologi PETRONAS in partial fulfilment of the requirement for the Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

Approved:

Dr John Ojur Dennis Project Supervisor

UNIVERSITI TEKNOLOGI PETRONAS TRONOH, PERAK

December 2005

CERTIFICATION OF ORIGINALITY

This is to certify that I am responsible for the work submitted in this project, that the original work is my own except as specified in the references and acknowledgements, and that the original work contained herein have not been undertaken or done by unspecified sources or persons.

Faten Bt Hj Mohd Said

ABSTRACT

The project is basically to build an appropriate circuit for solid state thermoelectric cooler or heater. The circuitry is used to control the connection in cold mode and hot mode. The peltier device is fabricated by combining the standard n- and p- channel semiconductor material with a two-element field emission device inserted into each of the two channels to eliminate the solid-state thermal conductivity. In general, two important components building up the thermoelectric cooler or heater is the temperature controller using a microcontroller and peltier device that consists of an ntype and p-type semiconductors of bismuth-telluride (Bi Te3) connected by H-bridge circuitry. Both elements must be connected in such a way as to produce a heat sink and heat source that are portable and using small amount of power in the atmosphere of a car. For the microcontroller to work, a specific program is loaded and programmed inside the memory of the PIC 16F877. The objectives of this project are to have theoretical review on thermoelectric devices, search and learn the method of developing the device. The activities are mainly focused on design and simulation. All findings and the detailed analysis including key elements of the project, which is to decide the parameters, and the design procedure that should be used, will be conducted as to follow the overall concept of the project.

ACKNOWLEDGEMENTS

Firstly, I would like to thank to Allah SWT for giving me the opportunity to finish my final year project successfully.

I would like to give my honest appreciation to Universiti Teknologi Petronas for giving me an opportunity in order to finish my final year project on Solid-State Based Thermoelectric Device for Cooling and Heating project. It has been an honour and privilege for me to be involved in this final year project.

The special thank goes to my dear supervisor, Dr John Ojur Denis who have been so supportive. The supervision and co-operation that he gave truly help me to finish the project are much appreciated.

My gratitude goes to my parents, Hj Mohd Said Ishak and Hjh Khairiah Arshad for giving me full support and encouragement all the way until the finishing of my final year.

My grateful thanks to Miss Siti Hawa, Mr Yassin and all the Electrical and Electronic technician. The contribution and hard work from all during my final year project is very great indeed. Not to forget the coordinators of Final Year Project for electrical and Electronic Department. All the patient in helping us complete this project is much appreciated.

TABLE OF CONTENTS

ABSTRACT	•	•	•	•	.iii
ACKNOWLEDGEMENTS		•	٠	•	.iv
TABLE OF CONTENTS. . . .	•	•	•	•	.v
LIST OF TABLES	•	•	•	•	.vii
LIST OF FIGURES			•	•	viii
LIST OF ABBREVIATIONS		•	•	•	.X
CHAPTER 1					
INTRODUCTION	•	•	•	•	.1
1.1 Background of Study	•	•	•	•	.1
1.2 Problem Statement		•	•	•	.2
1.3 Objectives of the Study		•			.2
CHAPTER 2					
LITERATURE AND THEORY	•	•	•	•	.3
2.1 Thermoelectric Devices			•		.3
2.2 Peltier Effect		•	•		.4
2.3 H-Bridge Circuit	•	•			.6
2.3.1 Voltage divider	•	•	•		.7
2.3.2 Transistor.	•		•		.7
2.4 Temperature Control		•			.12
2.4.2 Temperature Sensor	•	•	•		.13
2.4.3 Microcontroller	•	•	•		.14
2.4.4 Clock Generator – Oscillator.		•			.14
CHAPTER 3					
METHODOLOGY / PROJECT WORK	•	•	•	•	.16
3.1 Project Planning	•	٠		•	.16
3.2 Planning	•	•	•		.17
3.3 Analysis	•	•	•		.17
3.4 Design	•	-			.17
3.5 Simulation	•	•	•		.18
3.5.1 H-bridge circuit	•	•	•	•	.18
3.5.2 Temperature control circuit.	•	•			.18
3.6 Design	•	•		•	.19

CHAPTER 4

RESULTS AND DISCUSSION	•	•	•	•	•	.20
4.1 H-Bridge Circuit	•	•	•	•	•	.20
4.1.2 Transistor PN2222.	•		•	•		.23
4.1.3 Transistor TIP 120 and	TIP 1	25.	•	•	•	.29
4.1.4 Resistor	•	•	•		•	.31
4.1.5 H-Bridge in clockwise	operat	ion.	•	•		.36
4.1.6 H-Bridge in counter-cl	ockwis	e oper	ation.	•	٠	.37
4.2 Temperature Controller		•	•	•		.39
4.2.1 Microcontroller.		•	•	•	•	.40
4.3 Thermoelectric Devices	for Co	oling a	nd Heat	ing cire	cuitry.	.42
CHAPTER 5						
CONCLUSION AND RECOMMENDAT	FION	•	•	•	•	.45
5.1 Conclusion			•	•	•	.45
5.2 Recommendation	•	•	•			.45
REFERENCES	•	•	•	•	•	.46
APPENDICES	•		•	•		.47
Appendix A Milestone for final year	r proje	ct	•	•	•	.49
Appendix B Temperature sensor.	•	•	٠	•	•	.51
Appendix C TIP 120 and 125.	•	•	•	•	•	.61
Appendix D PN2222		•	٠	•		.65
Appendix E microcontroller		•	•	•		.69
Appendix F microcontroller language	ge.		•	•		.88

LIST OF TABLES

Table 2.1: Truth Table Of H-Bridge Circuit

Table 3.1: List of Hardware and Software requirements

Table 4.1: H-bridge circuit logic

LIST OF FIGURES

- Figure 2.1: Field emission enhanced semiconductor thermoelectric cooler.[1]
- Figure 2.2: Thermoelectric Couple [7].
- Figure 2.3: Peltier device [7].
- Figure 2.4: Voltage divider
- Figure 2.5: BJT transistor
- Figure 2.6: fixed bias circuit
- Figure 2.7: Cut-off transistor
- Figure 2.8: Saturation transistor
- Figure 2.9: Darlington transistor
- Figure 2.10: H-Bridge Circuit [9]
- Figure 2.11: Internal Schematic Diagram [9]
- Figure 2.12: Digital Control systems
- Figure 2.13: LM35 3 pin sensor
- Figure 3.1: Methodology flow diagram
- Figure 3.2: The temperature process
- Figure 4.1: load-line analyses
- Figure 4.2: H-Bridge schematic
- Figure 4.3: waveform for voltage divider
- Figure 4.4: Experimental measurement on voltage divider
- Figure 4.5: H- bridge schematic on PN 2222
- Figure 4.6: Waveform on the power dissipation on transistor PN 2222 of Q1
- Figure 4.7: Experimental measurement in Transistor Q1 PN 2222
- Figure 4.8: Waveform on the power dissipation on transistor PN 2222 of Q2
- Figure 4.9: Experimental measurement in Transistor Q2 PN 2222
- Figure 4.10: Waveform on the power dissipation on transistor PN 2222 of Q3
- Figure 4.11: Experimental results on transistor Q3 PN 2222
- Figure 4.12: Waveform on the power dissipation on transistor PN 2222 of Q4
- Figure 4.13: Experimental results on transistor Q4 PN 2222
- Figure 4.14: H- bridge schematic on TIP 120 and 125
- Figure 4.15: Waveforms for power transistor TIP 120 and 125
- Figure 4.16: H- bridge schematic on R1 and R2

- Figure 4.17: Waveforms for R1 and R2
- Figure 4.18: H- bridge schematic on R3 and R4
- Figure 4.19: Waveforms for R3 and R4
- Figure 4.20: H- bridge schematic on R5 and R6
- Figure 4.21: Waveforms for R5 and R6
- Figure 4.22: H- bridge schematic on R7 and R8
- Figure 4.23: Waveforms for R7 and R8
- Figure 4.24: Resistors experimental measurements
- Figure 4.25: Voltage and current flow of h-bridge circuit in clockwise rotation
- Figure 4.26: Waveform of h-bridge circuit in clockwise rotation
- Figure 4.27: Voltage and current flow of h-bridge circuit in counter-clockwise rotation
- Figure 4.28: Waveform of h-bridge circuit for counterclockwise
- Figure 4.29: Microcontroller flow diagram
- Figure 4.30: 8 bit binary input from the sensor
- Figure 4.31: Microcontroller temperature sensor circuitry
- Figure 4.32: Thermoelectric Devices for Cooling and Heating circuitry

LIST OF ABBREVIATIONS

BiTe ₃	- Bismuth – Telluride
Thermoelectric	- Thermoelectric devices are made up of an N and P type semiconductors that are joined together by metal contact to form a junction
Peltier effect	- The semiconductor device for thermoelectric
De	- Difference in energy for thermoelectric
Semiconductor	- solid or liquid material, able to conduct electricity at room temperature more readily than an insulator, but less easily than a metal
Programming language	- High Language use in programming PIC
TEC	- Thermoelectric cooler
CFC	- Chlorofluorocarbon, a usu. gaseous compound of carbon, hydrogen, chlorine, and fluorine, used in refrigerants, aerosol propellants, etc., and thought to harm the ozone layer.

CHAPTER 1 INTRODUCTION

1.1 Background of Study

Solid-state thermoelectric devices are made up of N and P-type semiconductors that are joined together by metal contact to form a junction. They have a dual purpose: electric generation on one side and cooling/heating on the other. Cooling or heating is achieved by applying electric current. Thermoelectric materials have very attractive features such as small size, simplicity and reliability. Further more a thermoelectric micro cooler is a potential candidate for decreasing the operating temperature locally as well as absorbing the heat. The aim of this project is to design and construct a thermoelectric cooling device based on bulk semiconductor materials made form bismuth-telluride that is doped appropriately to make P or N type semiconductor. Such a device contains no moving parts or harmful refrigerants such as CFCs. Without moving parts, thermoelectric coolers are inherently more reliable and require little to no maintenance. The lack of refrigerants carries obvious environmental and safety benefits. This also allows for the manufacture of tiny thermoelectric coolers making them the most suitable choice for today's microelectronics. For this project, the thermoelectric device used is the peltier effect device. The Peltier effect is the driving force behind the thermoelectric cooler or TEC for short. The Peltier effect is caused by the fact that an electric current is accompanied by a heat current in a homogeneous conductor even at constant temperature. Therefore, when an electric current passes through the junction of two dissimilar metals, a cooling or heating effect occurs. The desired direction of heat flow can be controlled by altering the direction of the current flows.

1.2 Problem Statement

Thermoelectric device is a device that can be use as cooler/heater or as an electric generator. The project focused mainly on designing the appropriate circuit in order to implement the use of the thermoelectric device as cooler or heater. The proper method used to implement and designing a cooler or heater is measured in proper steps. The methodology used on designing the proper circuit based on brain storming and having the appropriate review and literature on the thermoelectric device and the temperature sensor. The step continues on searching and learning the appropriate method on designing the suitable circuit. The design stage was constructed after the circuit chosen and the simulation is finalized. In order to satisfy the need of the project, a need of good planning was conducted especially in deciding the devices should be used for obtaining the excess heat and suitable parameters, the designing of the thermoelectric module and focusing every aspect and important elements that should be considered.

1.3 Objectives of the Study

The objectives of this project are:

- * To have a theoretical review on the thermoelectric device
- To search and learn the method of developing the thermoelectric circuit
- * To design and simulate the proper circuit for the thermoelectric circuit
- * To construct a proper circuit for Thermoelectric cooling or heating device

CHAPTER 2 LITERATURE AND THEORY

2.1 Thermoelectric Devices

The proposed thermoelectric device consists of a standard solid-state thermoelectric cooler and two field emission devices (see Figure 2.1). The N-type semiconductor is in thermal contact with the cold source while the P-type semiconductor is in thermal contact with the hot source. In steady state, there is a continuous current with electrons emitted from the N-type semiconductor entering the hot source, while electrons emitted from the P-type semiconductor enter the cold source. The difference in energy, *De*, of the two field emitted electrons is defined as

$$De = (\varepsilon_n) - (\varepsilon_p) \tag{2.1}$$

where (ε_n) and (ε_p) are the average energies of the field electrons emitted from the N- and P-type semiconductors, respectively. The two breaks in the path do not allow phonon conduction and there is no other thermal flow other than that associated with the electric or field emission current. Thus, the net energy flow from the cold source to the hot source is just *De*. For the typical P–N junction, the energy levels of the conduction band of the N-type semiconductor are generally higher than that of the P-type semiconductor. This implies that *De* is positive. Thus, the field emission from the semiconductor used as a cooling process. It is instructive to describe the energy changes in the transport of the (electron) current through the device. This qualitative analysis is done to distinguish between the electrical potential energy gains or losses due to field acceleration and the ohmic effects, and the thermal energy transported between the cold and hot reservoirs due to the energy exchange processes [1].



Figure 2.1: Field emission enhanced semiconductor thermoelectric cooler.[1]

The field electrons from the N-type semiconductor have higher energy than those from the P-type semiconductor, which is the principle of cooling in this refrigerator.

2.2 Peltier Effect

In good thermoelectric coolers, the cooling term, which is related to the entropy transport parameter, is on the order of about 50–60 meV per electron at room temperature [2]. By contrast, the cooling device here is shown to have an energy transport (i.e., heat) per electron of 500 meV or so depending on concentration and field. Nevertheless, we use the designation of a thermoelectric cooler because the device proposed uses the electric field to transport energy (i.e., heat) from a cold source to a hot source via N- and P-type carriers. It is instructive to describe the energy changes in the transport of the (electron) current through the device. This qualitative analysis is done to distinguish between the electrical potential energy transported between the cold and hot reservoirs due to the energy exchange processes.

There has been a resurgence of interest in thermoelectric due to environmental concerns and development in new superconductors, alloy films and complex materials [6]. Most useful thermoelectric cooler materials have a value of ZT (dimensionless figure of merit) between 0.01 and 1.3. Although there is no theoretical limit to the value of ZT, the value of ZT has not been significantly increased in spite of continuous efforts since the early 1960s. This is due to the fact that all good thermoelectric materials also have relatively good thermal conductivity resulting in backflow of heat from the hot to the cold plate. The presence of these field emission sources in the semiconductor paths constitute thermal breaks without significantly affecting the electric/thermoelectric behavior of the cooler. Thus, this composite thermoelectric device has the property of a good electric conductor with little or no phonon conduction.

A Thermoelectric module is a very small, very light and completely silent solid state device that can operate as a heat pump or as an electrical power generator with no moving parts. When used to generate electricity, the module is called a thermoelectric generator (TEG). When used as a heat pump, the module utilizes the Peltier effect to move heat and is called a thermoelectric cooler (TEC). Peltier effect is the phenomenon used in the thermoelectric refrigeration, with the rate of reversible heat absorption. Figure 2.2 shows the peltier effect in thermoelectric couple. Then current passes through the junction of the two different types of conductors it results in a temperature change [7]. Figure 2.3 shows the combined thermoelectric couples of N-type and P-type semiconductor.







Figure 2.3: Peltier device [7].

The effectiveness of a thermoelectric cooler is given a relative measure called the figure of merit, designated as ZT. Taking into account the geometric factors and material properties of the system, the ZT has been defined as

$$ZT = \frac{S^2 T}{\rho \kappa} \text{ or } ZT = \frac{S_M^2 T}{R_M K_M}$$
(2.2)

Where S is the Seebeck coefficient, ρ is the electrical resistivity, κ is the thermal conductivity, K_M is the thermal conductance in watts / ${}^{o}K$, R_M is the module's resistance in ohm, S_M is the seebeck coefficient of the module in volts/ ${}^{o}K$ and T is the temperature.

2.3 H-Bridge Circuit

To perform a dual-purpose thermoelectric device for cooling and heating mode, a different position in contacting positive and negative connection must be performed. Based on clockwise and counterclockwise circuitry, the H-bridge connection comes in handy. The circuit uses Darlington power transistors to amplify the current provided to the connection connected to the thermoelectric and also to reduce cost and simplify the circuit. Forward losses are typically 1 to 2 volts, and since the current must pass through two transistors, expect losses to total up to 4 volts at maximum current. The 4 Darlington transistors need to be heatsunk based on the expected current and duty cycle.

2.3.1 Voltage divider

Figure 2.3.1.1 shows the connection of voltage divider to perform lower input voltage. This voltage divider produces an output voltage, Vo, that is proportional to the input voltage, Vs. The output voltage is measured using a voltmeter. The input voltage is the voltage of the voltage source. The constant of proportionality is called the gain of the voltage divider. The value of the gain of the voltage divider is determined by the resistances, R1 and R2, of the two resistors that comprise the voltage divider.



Figure 2.4: Voltage divider

The gain, g, of the voltage divider is given by

$$g = \frac{V_0}{V_s} = \frac{R_2}{R_1 + R_2}$$
(2.3)

$$0 \le g \le 1 \tag{2.4}$$

The design equations to gain appropriate resistor on the circuit

$$R_1 = R_2 \frac{1-g}{g} \tag{2.5}$$

$$R_2 = R_1 \frac{g}{1 - g}$$
(2.6)

2.3.2 Transistor

In order to make the peltier to act as a cooler and a heater, the circuit must be constructed in forward and reverse connection. The H – bridge connection is the most appropriate circuit for this type of condition. It is because the transistor act as a

switch in clockwise connection and counter clockwise connection. Figure 2.5 shows the bipolar junction transistor.



Figure 2.5: BJT transistor

The work of the transistor as a switch will be used to control the thermoelectric device in two-direction circuit. The transistor is a three-layer semiconductor device consisting two N- and one P- or two p- and one n-type layer of material. The former is called an *NPN* transistor, while the latter is called the *PNP* transistor. For the biasing, the terminals have been indicated as emitter, collector and base. To show the calculation, by applying Kirchoff's law we obtain

$$I_E = I_C + I_B \tag{2.7}$$

The important basic relationship for a transistor

$$V_{BE} = 0.7V$$

$$I_E = (\beta + 1)I_B \cong I_C$$

$$I_C = I_B$$

$$(2.8)$$

Figure 2.6 shows fixed bias circuit on the transistor. When a current is provided to the collector, and to the base, it will act as a switch.



Figure 2.6: fixed bias circuit

Forward bias of base emitter

$$\begin{array}{c}
V_{CC} - I_{B}R_{B} - V_{BE} = 0 \\
V_{CE} = V_{CC} - I_{C}R_{C} \\
I_{B} = (V_{CC} - V_{BE})/R_{B} \\
V_{CE} = V_{C} - V_{E}
\end{array}$$
(2.9)

Collector emitter loop for the use of the transistor

$$\begin{cases}
V_{CE} = V_C \\
I_C = \beta I_B \\
V_{BE} = V_B - V_E \\
V_{CE} + I_C R_C - V_{CC} = 0 \\
B_{RE} = V_B
\end{cases}$$
(2.10)

For the transistor to act as a switch, the transistor will be open and close like a switch. Figure 2.7 shows condition in cut-off or as an open switch.



Figure 2.7: Cut-off transistor

The transistor is in the cutoff region when the base-emitter junction is not forward bias. Neglecting leakage current, all the current are zero, and V_{CE} is equal to V_{CC}

Figure 2.8 shows the saturation condition of the transistor. The saturation will make the current flow to the transistor and act as a close switch. When the base-emitter junction is forward bias and there is enough base current, the transistor is saturated.



Figure 2.8: Saturation transistor

The formula for collector saturation current is

$$Ic \ sat = (Vcc - Vcesat) / Rc \tag{2.11}$$

Since VCE sat is very small compared to VCC, it can usually be neglected. The minimum value of base current needed to produce saturation is

$$IB min = Ic sat / \beta DC \qquad (2.12)$$

 I_B should be significantly greater than I_B min to keep the transistor well in saturation. Figure 2.9 shows the connection on darlington transistor. Darlington transistor amplify the current by amplifying the gain.



Figure 2.9: Darlington transistor

A single transistor permits the small current from a logic gate (such as an output of a microprocessor) to control a much higher current. A "Darlington pair" (two transistors connected as shown) can deliver an even higher output current.the darlington have gain twice the normal transistor

$$\beta_{total} = \beta_1 \times \beta_2 \tag{2.13}$$

Table 2.1:	Truth T	able Of	H-Bridge	Circuit
------------	---------	---------	----------	---------

Ing	put	out	put
A	В	A	В
0	0	fle	oat
1	0	1	0
0	1	0	1
1	1	1	1

Table 2.1 shows the logic use in the thermoelectric circuit. When switch A input is given, the output A will be out. When the switch B input is given, the switch A will

be close and the output B will be produced. The connection of the H-bridge circuit is shown in figure 2.10 by using the logic input.



Figure 2.10: H-Bridge Circuit [9]

From figure 2.10, operation with logic signals greater than the peltier supply voltage is allowed and absorbed by R7 and R8. The circuit is really intended to be operated with CMOS logic levels, logic high being about 4 volts.

Transistors Q1,2,3 and 4 must be heatsunk. Insulators should be used, or two separate heatsinks isolated from each other and the rest of the world. Note that Q1 and Q3 are grouped together and share common collectors and can share a heatsink. The same is true for Q2 and Q4.

Operation over 3khz will lead to higher losses. If it is required to run at higher frequency, additional pinch-off resistors can be added to Q1,2,3 and 4, supplementing the internal resistors. A good value would be 1k, and the resistors should be soldered from base to emitter.

To reduce RF emissions, keep the wires between the circuit and the motor short. No freewheel diodes are required, they are internal to the TIP series Darlington transistors.

Drive the circuit from 5-volt logic. Drive levels higher than 5 volts will tend to heat up R1 and 2. This is OK for short periods of time.

Power supply voltage is 5 to 40 volts. Output current up to 5 amps is allowed if the power supply voltage is 18 volts or less. Peak current must be kept below 8 amps at all times [9].

Not shown in the schematic are the internal pinch-off resistors (5K and 150 ohms) and the damper diode that are built into all TIP12x series transistors which can be seen in figure 2.11.



Figure 2.11: Internal Schematic Diagram [9]

2.4 Temperature Control

The temperature sensor is read by A/D converter in PIC 16F877. A/D converter converts the 10 milliVolts per degree Fahrenheit into a corresponding 8-bit binary number. There is an internal voltage divider utilized in this project made up of two 2.2k ohm resistors to produce a V_{ref} equal to $\frac{1}{2}$ the supply voltage for the A/D. Since the temperature sensor outputs 10milliVolts per degree Fahrenheit two degrees will have to pass in order for the binary output to change with a LSB of 20mV. This translates into a temperature accuracy of 2 degree Fahrenheit for the Portable Solid State Temperature Regulated Cooler/Heater.

Figure 2.12 shows the flow diagram of the temperature control process for this project. The signal from LM35DZ sensor will detect the heat, and the voltage signal will be changed to digital using analog to digital converter. The wave will then be sent to the microcontroller, which is programmed to regulate the temperature. The microcontroller will act as the controller of the temperature. When the temperature is decreased or increased above or below the set point, the system will be repeated and

the driver will be on. The system will be rotated with the outside force. The user will choose between cold and hot mode situation. In order to do that, the controller must set two set point for the temperature to be controlled.



Figure 2.12: Digital Control systems

2.4.2 Temperature Sensor

Figure 2.13 shows the LM35 3 pins sensor. LM35The LM35 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM35 thus has an advantage over linear temperature sensors calibrated in ° Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Centigrade scaling. The LM35 does not require any external calibration or trimming to provide typical accuracies of $\pm 1/4$ °C at room temperature and $\pm 3/4$ °C over a full -55 to +150°C temperature range.

Low cost is assured by trimming and calibration at the wafer level. The LM35's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies, or with plus and minus supplies. As it draws only 60 μ A from its supply, it has very low self-heating, less than 0.1°C in still air. The LM35 is rated to operate over a -55° to +150°C temperature range, while the LM35C is rated for a -40° to +110°C range (-10° with improved accuracy). The LM35 series is available packaged in hermetic TO-46 transistor packages, while the LM35C, LM35CA, and LM35D are also available in the plastic TO-92 transistor package. The LM35D is also available in an 8-lead surface mount small outline package and a plastic TO-220 package [11].



Figure 2.13: LM35 3 pin sensor

2.4.3 Microcontroller

Microcontrollers are usually programmed using the assembly language. The language consists of various mnemonics which describe the instructions. An assembler language is unique to a microcontroller and the assembly language of a certain microcontroller can not be used for any other type of microcontroller. Although the assembly language is very fast, it has some major disadvantages. Perhaps the most important disadvantage is that the assembly language can become very complex and difficult to maintain. It is usually a very time consuming task to develop large projects using the assembly language.

Microcontrollers can be programmed using the CCS compiler. This compiler generates native machine code which can directly be loaded into the memory of the target microcontroller. The CCS compiler is used to compiled the program using C language.

2.4.4 Clock Generator - Oscillator

Oscillator circuit is used for providing a microcontroller with a clock. Clock is needed so that microcontroller could execute a program or program instructions. PIC16F877 can work with four different configurations of an oscillator. Since configurations with crystal oscillator and resistor-capacitor (RC) are the ones that are used most frequently, these are the only ones we will mention here. Microcontroller type with a crystal oscillator has in its designation XT, and a microcontroller with resistor-capacitor pair has a designation RC. This is important because you need to mention the type of oscillator when buying a microcontroller [12].

The XT oscillator is used to control the frequency of the microcontroller PIC 16F877. Crystal oscillator is kept in metal housing with two pins where you have written down the frequency at which crystal oscillates. One ceramic capacitor of 30pF whose other end is connected to the ground needs to be connected with each pin. Oscillator and capacitors can be packed in joint case with three pins. Such element is called ceramic resonator and is represented in charts like the one below. Center pins of the element is the ground, while end pins are connected with OSC1 and OSC2 pins on the microcontroller. When designing a device, the rule is to place an oscillator nearer a microcontroller, so as to avoid any interference on lines on which microcontroller is receiving a clock.[12]

CHAPTER 3 METHODOLOGY / PROJECT WORK

3.1 Project Planning

The project will follow the procedure indicated in the flow chart shown in figure 3.1. The project consists of five major stages. Starting with planning, the brainstorming is conducted on the first stage. On the analysis stage, the suitable device will be chosen and the literature reviews are gathered. The design stage will be implemented to verify the circuit is working properly. If the simulation is not satisfy, the device will be analyze and modified until the final approach can be conducted. The implementation of the project is the final stage of the project.



Figure 3.1: Methodology flow diagram

3.2 Planning

A lot of information is gained through this process and it helps a lot in the progress of the design. The literature review have been divided into two types; peltier and temperature controller. By dividing the circuit, the project become easier to understand and much easier to design. The advancement of this project is done by weekly basis as can be seen in the attached Gantt Chart (APPENDIX A).

3.3 Analysis

The example of templates from the existing design is studied to come out with the conceptual design of the thermoelectric cooling device. This task is done by numerous researches from the relevant websites and books from the library.

3.4 Design

The design of the H- Bridge circuit are done using p-spice. It is based on rotation controller circuit. The temperature controller is using the PIC 16F877 microcontroller. Figure 3.2 shows the working procedure of the thermoelectric circuit based on the temperature process of the project.



Figure 3.2: The temperature process

The driver of the device is the H- Bridge circuit. The driver will be controlled by the user whether clockwise or counterclockwise position. The driver will make the peltier device to work and send temperature sensor will sense the circuit heat loss and give the voltage flow to the microcontroller. Inside the microcontroller, the microcontroller will interpret the analog signal and convert it to the digital device to control it. The microcontroller will change it back to analog device and make sure the driver interrupted by sending signal to be stop automatically when the heater reach the appropriate heat.

3.5 Simulation

3.5.1 H-bridge circuit

The H-bridge circuit is designed and simulate in the P-spice software. The concept of it is the circuit is designed so that it can receive two types of power supply assigned by the user.

For positive voltage, the peltier will act as the cooler as the heat will be sink. The semiconductor will absorb heat and leave the plate cool. For simulation, instead of using the peltier, the student have change it into LED for easier simulation. The first LED will be on and the second LED will be off.

For negative voltage, instead of sinking the heat, the peltier will produce heat. As it produce heat, it will make the plate hot instead of cold. For simulation, the second LED will be on and the first LED will be off.

3.5.2 Temperature control circuit

The temperature control circuit will be using PIC 16F877. The PIC has the built in analog to digital converter. PIC program for the temperature controller can be loaded up on the computer and the program can be written on it. When writing is finished, it is ready to be assembled. This converts what have been written into a series of numbers, which the computer understands and will be able to use to finally 'blow' the PIC. This new program consisting solely of numbers is called the hex code or hex

file- a hex file will have .hex after its name. The 'complicated' PIC language is all a raw program consists of numbers. So, the assembler, a piece of software which comes with the PICSTART or MPLab package-called MPASM (DOS version) or WinASM (Windows version) – translates the words into numbers.

If however it fails to recognize one of the 'words' then it will register an error- things which are definitely wrong. It may register a warning, which is something that is probably wrong. The other thing it may give is a message something which isn't wrong, but shows it has had to think a little bit more than usual when 'translating' that particular line.

Once the program has been assembled into a series of numbers, they get fused into ROM (Read Only Memory) of the PIC when we blow the PIC 16F877 and they stay there until we erase it from the PIC.

3.6 Design

The design stage will be implemented when all the simulation have worked properly. Table 3.1 shows the list of hardware and software used for the implementation of thermoelectric cooler or heater.

	Hardware requirements:	Software requirements
1.	Printed Circuit Board (PCB)	Electronic Work Bench (EWB)
2.	Microcontroller (PIC16F877)	P-spice
3.	Crystal Oscillator	Multisim
4.	Peltier	CCS Compiler - Microchip PIC C programming software
5.	LM35DZ temperature sensor	WARP-13 – Microchip PIC Programmer
6.	resistors, capacitors, relay, transistors	

	Table 3.1	: L	list of Hardware	and So	ftware r	equirements
--	-----------	-----	------------------	--------	----------	-------------

CHAPTER 4 RESULTS AND DISCUSSION

4.1 H-Bridge Circuit

The peltier device can perform as cooler or heater when the polarity of the device changed from positive to negative or negative to positive. To perform in such a way, the peltier device is connected using the H-Bridge circuit. The H-bridge circuit used to control the output of the peltier module. This circuit is supplied with the 12V. The H-bridge is set up so that the output voltage can be turned on and off and also to switch directions with the control of two logic bits.

The circuit uses Darlington power transistors to reduce cost. The function can be seen from the logic given shown on table 4.1. When input A is given, the output from the circuit will be shown in output A by indicating the LED red as in hot mode. If the input A is closed and the input B switch is on, the output B will be produced as in cold mode by indicating the green LED.

Input A	Input B	Output A	Output B
(switch 1)	(switch2)	(D1)	(D2)
0	0	0	0
0	1	0	1(cold)
1	0	1(hot)	0
1	1	nil	nil

Table 4.1: H-bridge circuit logic

In order to reach the resistor value that could satisfy the H-bridge circuit, the transistor condition in saturation are calculated. The calculation is shown in the load analysis in figure 4.1.



Figure 4.1: load-line analyses

From the graph it shows that at Q point, the I_B min is about $64.13\mu A$. from the Q point the maximum resistor that can be hold in the circuit is lower than 67K. Therefore, the resistor chosen is 10K, 3.3K and 47 ohm. the resistor chosen satisfied the voltage and current need to control the peltier device.

In order to use different voltage in one power supply, a voltage divider circuit is used. By trying an error in order to find the appropriate value for reducing the voltage from 12 V to 5 V.

By using the formula in equation 2.3 the gain that have been calculated is

$$g = \frac{V_o}{V_s} = \frac{5}{12} = 0.41667$$

The gain to reduce the voltage from 12 voltage to 5V is approximately 0.41667. From the equation 2.4, the gain must be less than 1 and must be more than 0 to have to satisfy the suitable gain.

$0 \le 0.41667 \le 1$

For randomly choosing some value of R_2 , the equation had been chosen. In term to show that the value is accurate, the simulation had been done. The nearest value that can be reached the 5V voltage is when R_2 is equal to 100. Using equation 2.5 and 2.6, the value of R_1 is equal to 140. Figure 4.2 shows the construction of the circuit on the connection of voltage divider.



Figure 4.2: H-Bridge schematic

Figure 4.3 shows the simulated voltage divider waveform that satisfied the R_1 and R_2 value. By simulating the circuit from figure 4.2 and measuring the voltage of the output of the circuit, the outcome of the output is nearly to 5V.



Figure 4.3: waveform for voltage divider

The graph shows voltage versus time for the voltage divider measurement. The purple line indicating the voltage of the output on the circuit connecting to the microcontroller. The V_0 is equal to 4.9165 which is very near to 5V. Figure 4.4 shows the experimental measurement on the circuit. The measurement has satisfied the voltage requirements for the circuit.



Figure 4.4: Experimental measurement on voltage divider

As the resistor have satisfied the need of reducing the voltage, the resistors chosen are R_1 is equal to 140 Ω and R_2 is equal to 100 Ω . The V_{out} at the changing direction will be approximately 5V to the microcontroller. The voltage in the base transistor will be 5 voltage also as the base transistor will need low voltage and current to satisfy the need on cut-off and the saturation time.

4.1.2 Transistor PN2222

Figure 4.5 shows the Transistor PN 2222 used in the circuit connection and how it is connected to the circuit. The red dotted line box indicating the PN2222 connection. The PN2222 is used in this circuit in order to make the circuit more reliable in amplifying the current through the Darlington transistor. The amplified currents are used to make the peltier working accordingly as it need more current. From the circuit simulation, the power from the PN2222 transistor is measured



Figure 4.5: H- bridge schematic on PN 2222

In order to satisfy the value is PN2222 that will not exceed the maximum rating, the value is measured. The maximum rating for the PN 2222 is :-

- Collector-Base Voltage 60 V
- Collector-Emitter Voltage 30 V
- Emitter-Base Voltage 5 V
- Collector Current 600 mA
- ✤ Junction Temperature 150 °C
- ✤ Storage Temperature -55 ~ 150 °C

The construction of the circuit is simulated in the p-spice program and producing the waveform shown in figure 4.6. The circuit have been simulated to show the power used in the transistor.



Figure 4.6: Waveform on the power dissipation on transistor PN 2222 of Q1

The waveform shown in figure 4.6 is the transistor in Q1. In counterclockwise connection, the switch 1 is open. The transistor is used to amplified the current through the Darlington transistor. The Collector-Base Voltage in the circuit is 574.314 mV, Collector-Emitter Voltage is 1.3989 V, Emitter-Base Voltage 2.6308 V, Collector Current 244.494 mA.

Figure 4.7 shows the experimental result from the actual circuitry. The value is a bit higher than the experimental results. The graph shows that the value is higher than the experimental results.



Figure 4.7: Experimental measurement in Transistor Q1 PN 2222
The Collector-Base Voltage in the circuit is 0.62 mV, Collector-Emitter Voltage is 2.3 V, Emitter-Base Voltage 3.01 V, Collector Current 300 mA. It produce such a way because there are some heat produce from the circuit and decapitated in side the transistor making the power goes higher to decapitated.



Figure 4.8: Waveform on the power dissipation on transistor PN 2222 of Q2

The waveform shown in figure 4.8 is the transistor in Q2. In counterclockwise connection, the switch 1 is open. The transistor is used to amplify the current through the Darlington transistor. Figure 4.9 shows the actual results on the maximum rate of the circuit.



Figure 4.9: Experimental measurement in Transistor Q2 PN 2222

From the experimental result, The Collector-Base Voltage in the circuit is 12 V, Collector-Emitter Voltage is 10.8 V, Emitter-Base Voltage 0 V, Collector Current 0 mA. The collector emitter has one V differences. It is because there are heat produce through the circuit and decapitated the voltage and current.

The waveform shown in figure 4.10 is the transistor in Q3. In counterclockwise connection, the switch 1 is open.



Figure 4.10: Waveform on the power dissipation on transistor PN 2222 of Q3

The transistor is used to amplify the current through the Darlington transistor. The Collector-Base Voltage in the circuit is 1.7007 V, Collector-Emitter Voltage is 1.7482 V, Emitter-Base Voltage 47.490 mV, Collector Current 2.169 pA. Figure 4.11 shows the experimental connection of Q3 transistor when switch 1 is open. The voltage and the current is low because in counterclockwise connection there no power through the circuit.



Figure 4.11: Experimental results on transistor Q3 PN 2222

The waveform shown in figure 4.12 is the transistor in Q4. In counterclockwise connection, the switch 1 is open. The transistor is used to amplify the current through the Darlington transistor. The Collector-Base Voltage in the circuit is 704.120 mV, Collector-Emitter Voltage is 4.0559 mV, Emitter-Base Voltage 708.176 mV, Collector Current 499.502 A



Figure 4.12: Waveform on the power dissipation on transistor PN 2222 of Q4

Figure 4.13 shows the actual connection for the Q4 transistor of PN 2222. From the experimental result, The Collector-Base Voltage in the circuit is 11.9 V, Collector-

Emitter Voltage is 11.028 V, Emitter-Base Voltage 0 V, Collector Current 0 mA. The collector emitter has one V differences. It is because there are heat produce through the circuit and decapitated the voltage and current the same as Q2 connection.



Actual result on Transistor Q4 PN 2222

Figure 4.13: Experimental results on transistor Q4 PN 2222

From the data sheet, the maximum rating is justified. Therefore, the PN2222 can be used for this project.

4.1.3 Transistor TIP 120 and TIP 125

Figure 4.14 shows the connection of the darlington transistor. TIP 120 is an NPN transistor and the TIP 125 is a PNP transistor. TIP 125 will be used as the current through the peltier device and lastly through the TIP 120 and to the ground. These transistors used as it is very convenient for power linear and as a good switching device. The switching device is applied for the peltier to act in dual performance as it can be used as a heater or a cooler.



Figure 4.14: H- bridge schematic on TIP 120 and 125

From the circuit simulation, the power from the power transistor is measured. Figure 4.15 shows the power from the circuit. The power is to measure if the transistor can be safely used in the circuit



Figure 4.15: Waveforms for power transistor TIP 120 and 125

The power in the transistor is 118.4 watts. The thermal resistor for the transistor TIP 120 and 125 in the ambient temperature is max 62.5 °C/W. The heat sink rating for the transistor.

Thermal power to be dissipated, $P = I_C \times V_{CE} = 118.4$ watts. The maximum operating temperature (Tmax) for the transistor the ambient temperature from the data sheetis 150°C. The maximum ambient (surrounding air) temperature (Tair). If the heat sink is going to be outside the case Tair = 25°C is reasonable, but inside it will be higher (perhaps 40°C) allowing for everything to warm up in operation. By working out the maximum thermal resistance (Rth) for the heat sink using: Rth = (Tmax - Tair) / P that is equal to 1.059°C/W. A heat sink is chosen with a thermal resistance which is less than the value calculated above (lower value means better heat sink dissipating 118.4W will have a temperature difference of $1 \times 118.4 = 118.4$ °C so the transistor temperature will rise to 25 + 118.4 = 138.4°C (safely less than the 150°C maximum).

4.1.4 Resistor

The resistor is used to make sure the circuit is safe and have enough resistance. In order to make sure the current and the voltage used is not exceed the limit of the resistor, the resistor is chosen on the limit of the resistor on the circuit for the actual design. Figure 4.16 shows the resistor that is used to connect to the transistor.



Figure 4.16: H- bridge schematic on R1 and R2

From the simulation, the waveform produce is shown in figure 4.17. The power from the circuit is being produce from R1 and R2.



Figure 4.17: Waveforms for R1 and R2

From the simulation, the power R1 and R2 measured when the circuit is in clockwise connection that is when the switch 1 is closed. The power produce from R1 is 16.918 mW and from R2 is 4.5399 mW. The resistor is using low power. The resistor that can be used without exceeding the power limit is resistor ¹/₄ watt because the power is lower than 250 mW in R1 and R2.

Figure 4.18 shows the connection of R3 and R4. The connection is between the switch and the transistor Q1 and Q2



Figure 4.18: H- bridge schematic on R3 and R4

To show the power produce, the simulation is taken. Figure 4.19 shows the waveform of R3 and R4.



Figure 4.19: Waveforms for R3 and R4

From the simulation, figure 4.19 shows the power R3 and R4 measured when the circuit is in clockwise connection that is when the switch 1 is closed. The power measured from R3 is 0 W and R4 is 19.124 μ W. The resistor that can be used without exceeding the power limit is resistor ¼ watts because the power is lower than 250 mW in R3 and R4.

Figure 4.20 shows the connection of R5 and R6 in the circuit. The resistor is connected from switch to the transistor.



Figure 4.20: H- bridge schematic on R5 and R6

Figure 4.21 shows the simulation result from the measurement of R5 and R6. The waveform indicating the power measured in R5 and R6.



Figure 4.21: Waveforms for R5 and R6

From the simulation, the power R5 and R6 measured when the circuit is in clockwise connection that is when the switch 1 is closed. The power produce in the circuit for R5 is 77.688 η W and R6 is 4.9501 mW. The resistor that can be used without exceeding the power limit is resistor ¼ watts because the power is lower than 250 mW in R5 and R6.

Figure 4.22 shows the connection of R7 and R8. the connection of the reisitor is between the transistor to the ground. From the circuit simulation, the power is measured from R5 and R6.



Figure 4.22: H- bridge schematic on R7 and R8

Figure 4.23 shows the simulation result from the measurement of R7 and R8.



Figure 4.23: Waveforms for R7 and R8

From the simulation, the power R7 and R8 measured when the circuit is in clockwise connection that is when the switch 1 is closed. The power in the circuit for R7 is 53.603 μ W and R8 is 235.417 η W. The resistor that can be used without exceeding the power limit is resistor ¼ watts because the power is lower than 250 mW in R7 and R8.

Figure 4.24 shows the resistor connected in the H-bridge circuitry. The resistor had not exceeded high in power that shows not more than 250 mW in every resistors. It indicates that the circuitry can use $\frac{1}{4}$ watt resistors.



Figure 4.24: Resistors experimental measurements

4.1.5 H-Bridge in clockwise operation

The peltier have two functions. That is to operate as cooler and to operate as heater. When the peltier act as the heater, the H-Bridge circuit will be connected on switch 1, which will indicate the H-bridge will operate in clockwise operation. The connection of the peltier will be shown in diode operation that will be connected to the peltier later on. Figure 4.25 shows the flow of the circuit in clockwise rotation.



Figure 4.25: Voltage and current flow of h-bridge circuit in clockwise rotation

From figure 4.25, when the switch 1 is on, the +5 voltage of supply from the PIC (will be connected later on) will flow through switch 1. The switch 1 are connected to transistor Q11 PN2222. The PN2222 is the transistor that will act as the current amplifier to amplified the current flow to the transistor darlington TIP 125 that is Q1 from the base in order to switch on the Q1 transistor and to switch on the transistor from Q13 to Q3. The V_{in} will supply the +12V to the Q1 and Q3. The voltage will flow through the base is 7.25V and Q3 for 2.3V supply. The connection is connected such that the peltier module will act as a heater. The red LED will be on to indicate the hot operation.

8+ 0.4ms 95 0.2ms 0.4ms	5 0.6n s	0.8ms	1.0
(0.000,2.7400u) current for D2	(353.285u,0.000)voltage	for D2	
4- (0.000,550.843m)voltage for D1	<u>,</u>		,
3-			
2-			
(0,000,15,071) current for D1			
¢			·

Figure 4.26: Waveform of h-bridge circuit in clockwise rotation

Figure 4.26 shows the simulation on the operation of H-bridge can be seen from the waveform for clockwise rotation indicating the peltier module as a heater. When the switch 1 is on, the D1 will have higher voltage (2.27*V*) than D2 (0.5*V*) to make the peltier flow the voltage from positive to negative side. The voltage from diode 2 is low, to make sure that the peltier module will not be supplied with appropriate voltage from D2 and will flow 1 direction from D1 to D2 and D2 will be connected to the ground. The voltage supplied to the peltier will be 2.27-0.5 = 1.77*V*. The current supplied are higher because of the darlington transistor used. The current is high to make sure that the peltier module can function accordingly theoretically. The current flow from D1 is 10.887 A will be supplied through the peltier module to flow in clockwise direction produce hot temperature to the peltier. From D2, there is still a small amount of current flow (1.15 μ A) but it cannot drive the peltier module in other direction. The current supplied to the load is 10.887*A*-1.15 μ A = 10.8869*A*. The power produce inside the peltier is *P* = 10.887 × 1.77 = 19.3*Watts*.

4.1.6 H-Bridge in counter-clockwise operation

For the peltier to act as cooler, the connection is connected counterclockwise. The H-Bridge will be used as it can rotate the connection in clockwise mode and otherwise.



Figure 4.27: Voltage and current flow of h-bridge circuit in counter-clockwise rotation

Figure 4.27 shows the connection of H-bridge in counterclockwise to indicate the cold operation of the peltier module. When the switch 2 is closed, the PIC(not connected yet in this circuit) will supply +5V to the circuit connected to the transistor PN2222 shown as Q12. The transistor will amplified the current to give a sufficient current to the darlington transistor Q2 to switch on. When the transistor is on, the voltage from V_{CC} will flow to Q2 and through the D2. The D2 is the connection to the peltier module and will act as cooler because the peltier will absorb heat instead of releasing the heat. As the voltage and current flow from the D2 is higher, the peltier will be driven as cooler. the green LED will indicate that the peltier are in cold state. As ther is no sufficient current flow through Q11 and Q13, the darlington transistor of Q1 and Q3 will be off.



Figure 4.28: Waveform of h-bridge circuit for counterclockwise

The H-bridge circuit shown is in counterclockwise mode to make the peltier be driven as a cooler. When switch 2 is on, the switch 1 will be off. The +5V from the PIC (not connected yet in this circuit) will flow through switch 2 to the Q12 to switch on the Q2. It will allow voltage from the V_{in} to flow through. Figure 4.28 shows the waveform of H-bridge circuit in counterclockwise connection. The voltage flow through D1 is 0V that is small amount to give a counter clockwise rotation. From D2 the voltage flow is 2.2527V that will driven the peltier different way of flow and act as a cooler. The voltage difference in the peltier is 2.267V-0V = 2.2527V. the current flow through D2 is bigger than it flow through D1 to make the same effect as in voltage flow. From D1 is 0A and from D2 is 10.747A current flow to the peltier. The current difference in peltier is 10.747A - 0A = 10.747A. When the direction rotate, instead of the peltier pumping the heat, the peltier will sunk heat and releases it at opposite side from the clockwise rotation. The power produce from the peltier is $P = 2.2527 \times 10.747 = 24.20Watts$

4.2 Temperature Controller

The temperature controller will consist of temperature sensor, and microcontroller. In order to control the peltier to the desired temperature, the microcontroller used to control it. The temperature sensor will sense the temperature using LM35, the

temperature are sense by sensing the heat that will be send as voltage signal to the microcontroller. When the temperature is still at given range that is between 10°C to 60°C, the PIC will send an appropriate voltage to the H-bridge circuit to drive the peltier in clockwise direction or counterclockwise. Every 1°C 10 mV will be produced inside the temperature sensor. The temperature will increase the voltage output from room temperature 27°C until 60°C in hot mode and from room temperature 27°C until 10°C in cold mode.

4.2.1 Microcontroller

The microcontroller are use to control the temperature to the exact desired temperature for the peltier to be working. The working inside the PIC will be shown in the flow diagram given in figure 4.29.



Figure 4.29: Microcontroller flow diagram

PIC 16F877 microcontroller provides two PWM outputs, known as CCP1 (Pin 17) and CCP2(Pin 16). The PWM output CCP1 and CCP2 (Pin 16). The PWM output CCP1 is controlled using timer 2 and register PR2, setup time by division 2, CCP_1_low, setup ADC ports. The period of the PWM outputs CCP1 is set by loading value into register PR2 and then selecting a clock multiplier value of either 1,4,or 16 PWM period is set by PWM period= (PR2 + 1) x 4 x Tosc (clock multiplier) Where T_{osc} is the microcontroller clock period (0.250us with a 4Mhz crystal. In this project the clock multiplier chosen is 4. PWM period = (294 + 1) x 4 x 0.250 x 4 The complete program of controller is defined and the program is shown in appendix E . The PWM mode is enabled and the clock multiplier is set to 4. The PIC will detect the interrupt time as in the voltage from the temperature sensor.

The working of the program starts when the circuit is on. The temperature sensor will sense the heat from the thermoelectric and send the signal to the PIC16F877. The PIC will translate the analog digital and change to digital to control the circuit. When the temperature has been detected, exceeded or lower, the PIC will be interrupted and will be off to restart. Figure 4.30 shows the 8-bit binary input from the sensors. The analog input will be divided to 256 to convert to digital input in 8 bit binary. Every bit will consists of 2.34 mV signal send in. If the signal is more than 100mV and less than 600mV, the H-bridge circuit will be on.



Figure 4.30: 8 bit binary input from the sensor

Figure 4.31 shows the connection of the microcontroller and the temperature sensor. The digital input from the microcontroller will be send to the H-bridge circuit to switch on the circuit. As the voltage and current from the microcontroller is low, in order to amplify the output power from the microcontroller, a darlington transistor is used by applying 5 V from the circuit. The coding of the microcontroller is shown in appendix F



Figure 4.31: Microcontroller temperature sensor circuitry

4.3 Thermoelectric Devices for Cooling and Heating circuitry

Figure 4.32 shows the final circuitry for the thermoelectric device. The connection between the h-bridge circuit and the microcontroller is combined and the design is implemented. Te set up are set . A DC power supply has to be used to move heat in one direction or the other about 12 volts DC that is an ideal supply for the Cooler/Heater. The implementation can be use inside a car connected to the 12V voltage plug for the cooler/heater purpose.





The temperature sensor used is a LM35DZ. It is located between the insulator and the container. This solid-state sensor outputs 10milliVolts per degree Fahrenheit. The temperature sensor is read by a A/D converter in PIC 16F877. The A/D converter converts the 10 milliVolts per degree Fahrenheit and send the output that will be used in the H-bridge circuit.

The peltier are connected using the H Bridge circuit. The PIC will provide appropriate voltage to the H-bridge circuit that will drive the peltier. The PIC will act as a switch on and off for the peltier to effect. The cold and hot part of the peltier will be controlled manually by the user. The control of the hot and cold part are indicated by the H-bridge circuit. When switch is toggle to switch 1, the circuit will work in clockwise flow. The peltier will act as a heater. When the switch been change to switch2, the H-bridge circuit will move in opposite direction and the peltier will act as cooler. There are LEDs (light emitting diodes) in parallel to output of the H-bridge in order to indicate the direction of the heat being pumped. The RED LED indicates that the H-bridge is in HOT mode. The GREEN LED indicates that the H-bridge is in COLD mode.

CHAPTER 5 CONCLUSION AND RECOMMENDATION

5.1 Conclusion

In conclusion, the solid-state thermoelectric device circuitry has been constructed. The capability of the thermoelectric device as a cooler and heater have been defined theoretically. Two important components making up the thermoelectric cooler or heater are the temperature controller using a microcontroller together with a temperature sensor and the H-bridge circuit that will drive the thermoelectric device in cold state or hot state. Both elements are connected in such a way as to produce a heat sink and heat source that are portable and use small amount of power in the atmosphere of a car. For the microcontroller to work, a specific program is loaded and programmed inside the memory of the PIC16F877. The method of developing the device have been searched and learned thoroughly. The simulation of the project have been successfully implemented. The final product of hardware have been constructed and it is working according to the specification.

5.2 Recommendation

For further improvement of the project, a suitable compartment that can maintain and insulate heat may be designed. The compartment can be use as storage for the beverages in order to maintain the coldness or hotness as desired by the user. It is also recommended to design a proper heat sink system for the peltier device to move the heat from- the insulated compartment to the outside environment as the peltier device absorb heat faster than sinking the heat.

REFERENCES

- [1] Theoretical analysis of a feld emission enhanced semiconductor thermoelectric cooler by Moon Chung a, 1, N.M. Miskovsky a, P.H. Cutler a, Nalin Kumar b, V. Patel bhe
- [2] Mahan GD. Thermoelectrics. Solid State Phys 1998;51:81.
- [3] Tuomi D. Thermoelectricity VIII. The thermal conductivity quality factor, QõKÞ, a semicondutor characterization tool. J Electrochem Soc 1984;131(10):2319–24.
- [4] Mahan GD. Figure of merit for thermoelectrics. J Appl Phys 1989;65(4):1578–83.
- [5] Mahan GD. Inhomogeneous thermoelectrics. J Appl Phys 1991;70(8):4551–9.
- [6] Sofo JO, Mahan GD. Optimum band gap of thermoelectric material. Phys Rev B 1994;49(7):4565–70.
- [7] <u>http://www.inbthermoelectric.com/index.html</u>
- [8] Solid-State Cooling Devices by Jane Chen, Cyrus Wu
- [9] <u>http://www.bobblick.com</u>
- [10] Microcontroller Based Temperature Monitoring and control by Dogan Ibrahim
- [11] <u>www.semiconductor.com</u> LM35 Datasheet
- [12] PIC Microcontroller <u>www.mikroelektronika.co.yu-</u> PIC 16F877
 Datasheet
- [13] Electrical Technology seventh edition Hughes
- [14] Electronic devices fifth edition Floyd
- [15] Electronic devices and circuit theory eighth edition Robert L.
 Boylestad and Louis Nashelsky

APPENDICES

APPENDIX /



APPENDIX A MILESTONE FOR FINAL YEAR PROJECT

APPENDIX B

APPENDIX B

TEMPERATURE SENSOR



LM35 Precision Centigrade Temperature Sensors

General Description

The LM35 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM35 thus has an advantage over linear temperature sensors calibrated in Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Centigrade scaling. The LM35 does not require any external calibration or trimming to provide typical accuracies of ±1/2°C at room temperature and ±34°C over a full -55 to +150°C temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM35's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with single power supplies, or with plus and minus supplies. As it draws only 60 μA from its supply, it has very low self-heating, less than 0.1°C in still air. The LM35 is rated to operate over a ~55° to +150°C temperature range, while the LM35C is rated for a ~40° to +110°C range (~10° with improved accuracy). The LM35 series is available packaged in hermetic TO-46 transistor packages, while the LM35C, LM35CA, and LM35D are also available in the plastic TO-92 transistor package. The LM35D is also available in an 8-lead surface mount small outline package and a plastic TO-220 package.

Features

- Calibrated directly in * Celsius (Centigrade)
- Linear + 10.0 mV/'C scale factor
- 0.5°C accuracy guaranteesble (at +25°C)
- Rated for full -55° to +150°C range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4 to 30 volts
- Less than 60 µA current drain
- Low self-heating, 0.08°C in still air
- Nonlinearity only ±¼*C typical
- Low impedance output, 0.1 Ω for 1 mA load



© 2000 National Semiconductor Corporation DS005516

November 2000

51

www.netional.com



www.national.com

Absolute Maximum Ratings (Note 10)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voitage	+35V to ~0.2V
Output Voltage	+6V to -1.0V
Output Current	10 mA
Storage Temp.;	
TO-40 Package,	-60°C to +180°C
TO-92 Package,	-60°C to +150°C
SO-6 Package,	-65°C to +150°C
TO-220 Package,	-65°C to +150°C
Lead Temp.: TO-40 Package, (Soldering, 10 seconds)	300°C

		_
TO-92 and TO-220 Package, (Soldering, 10 seconds) SO Package (Note 12)	280'C	M35
Vapor Phase (80 seconds)	215°C	
Infrared (16 seconds)	22010	
ESD Susceptibility (Note 11)	2600V	
Specified Operating Temperature I (Note 2)	Range: T $_{\rm MN}$ to T $_{\rm MAX}$	
LM38, LM25A	-65°C to +160°C	
LM3EC, LM3ECA	-40°C to +110°C	
LM3ED	9°C to +100°C	

Electrical Characteristics

(Notes 1, 6)

			LM35A			LM35CA		
Parameter	Conditions		Tested Límit	Design Limit	Typical	Tested Limit	Design Limit (Note č)	Units (Max.)
		Typical						
			(Note 4)	(Note Ĉi)		(Note 4)		
Acouracy	T _A =+25°C	±0.2	±0.5		±0.2	±0.5		iC.
(Note 7)	T _A =-10°C	±0.3			±C.3		±t.0	'C
	T A=TMAX	±0.4	±1.3		±0.4	±1.0		·0
	T _A =T _{MIN}	±0.4	±1.0		±C.4		±1.5	°C
Noninearity	T _{N S} STAST _{MAX}	±0.18		±0.35	±0.15		±0.3	'n
(Note 8)								
Sensor Gain	T MASTASTANAN	+10.0	+9.9,		+10.0		+9.9	mV/°C
(Average Slope)			+10.1				+10.1	
Load Regulation	T _A =+25°C	±C.4	±1,0		±0.4	±1.0		mV/m/
(Note 2) 351_51 mA	T _{MN} ≤T _A ≤T _{MAX}	±0.5		±3.0	±0.5		±3.0	nW/m4
Line Regulation	T _A =+25°C	±6.9%	±0.85		±0.01	±0.05		m₩₩
(Note 2)	4V≤V ₆ ≤23V	±0.02		±0.1	±0.02		±0.1	m₩V
Guiescent Current	V ,≠+5V, +25°C	53	67		53	5 7		μA
(Note 9)	V s=+5V	105		131	91		114	μA.
	V _s ≠+30V, +25°C	56.2	68		56.2	55		μA
	V ₆ =+30V	105.5		133	\$1.5		116	μA
Change of	4V≤V ₈ ≤30V, +25°C	3.2	1.0		0 .2	1.0		μA
Quiescent Current	4VSV ₆ ≤30V	0.5		2.0	0.5		2.0	μA
(Note 3)								
Temperature	· ·	+0.39		+0.5	+0,39		+0.5	uA/°C
Coefficient of								
Quiescent Current								
Minimum Temperature	In circuit of	-1.5		+2.0	÷1.5		+2.0	°C
for Rated Accuracy	Figure 1, I_=0							
Long Term Stability	T j=T _{boox} , for	±0.08			±0.03			'C
	1000 hours							

www.national.com

3

.M36

Electrical Characteristics

			LM35		L	M35C, LM36	5D	Units
Parameter	Conditions		Tested	Design		Tested	Design	
		Typical	Limit	Limit	Typical	Limit	Limit	(Max.)
			(Note 4)	(Note E)		(Note 4)	(Note 6)	
Acouracy,	T A=+25°C	±C.4	±1.0		±C.4	±1.0		°C
LM35, LM35C	T _A =-10°C	±C.5			±0.5		±1.5	1°C
(Note 7)	TA=TMAX	±C.S	±1.5		±0.9		±1.5	0°
V	T _A =T _{Vib}	±0.9		±1.5	±0.8		±2.0	40 -
Accuracy, LM35D	T _=+25°C	-			±C.ð	±1.5		°C
(Note 7)	T _A =T _{MAX}		1		±0.9		±2.3	°C
	T_=T_MIN				±0.9		±2.0	j ic
Nonlinearity	T MINSTASTMAX	±0.3	1	±0.5	±0.2		±0.5	°C
(Note 8)]				
Sersor Gain	T MINSTAST	+10.0	+9.8,		+10.0		+9.5,	m₩°C
(Average Slope)	2014 121 104121		+10.2				+10.2	
Load Regulation	7 _ ≠+25°C	±0.4	±2.0	1	±0.4	±2.0	1	mV/mA
(Note 3) 051 St ctA	- TASTASTMAN	±0,5	1	±5.0	±0.5	ŀ	±5.0	mW/mA
Line Regulation		±0.0-	±0.1		±0.31	±C.1		mV∂V
(Note 3)	4VSV 9520V	±0.02		±0.2	±0.02		±0.2	m₩V
Quiescent Current	V c=+5V. +25°C	50	80	<u> </u>	56	80		μA
(Note 9)	V ₀≠+5V	105		158	91		138	µA
(····· -)	V a=+30V, +25°C	5e.2	82		58.2	82		μA
1	V ∝=+30V	105.5		161	91.5		141	μA
Change of	4V≲V∈≤30V, ÷25°C	0.2	2.0	<u> </u>	0.2	2.0	1	μA
Quiescent Current	4V⊴V s≾20V	0.5]	3.0	0.6		3.0	FA
(Note 3)	4							
Temperature		+0.39	<u> </u>	+0.7	+0.39	· ·	+0.7	yA/°C
Coefficient of			-					
Quiescent Current								
Minimum Temperature	In circuit of	+:.5		+2.0	+1.5		+2.3	°C
for Rated Accuracy	Figure 1.1_=0	ł						
Long Term Stability	=T _{MAX} , for	±0.36	1	1	±0.36			<u></u>
	1000 hours							
Note 1: Unless otherwise of	toted, these specifications as	πpγ: −55°C⊻Tj	⊴150°C for the	LMSS and LM		+11EPC for the t	M35C and LM3	SECA; and
0%T;s+100% for the LM350 Sherific along in boldface a	 Ve=+5Vdp andoxp=50 p mole over the full rated letting. 	IA, in the office statute range	it of Floure 2. Ta	ese specification	га жео арру п	ore +2°C to Twa	a 'n the circuit o	f Figure 1.
Note 2: The that resistance	of the TC-46 cackage is 40	0°CAV, Junction	n 10 ampleat, ar	d 24°C/W unct	on to case. Th	ermai resistance	e of the TO-92 g	uzokage is

Note 2: Thema: resistance of the TO-36 package is 400°C/W, junction to ambient, and 24°C/W junction to case. Themail resistance of the TO-32 package is 150°C/W junction to ambient. Themail resistance of the small outline incided package is 220°C/W junction to ambient. Themail resistance of the TO-220 package is 90°C/W junction to ambient. For additional thermail resistance information see lable in the Applications section.

Note or Regulation is measured at paratam junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the themail resistance.

Note 4: Tested Limits are guaranteed and 100% lested in production.

Note 5: Design Limits are guaranteed (but not n00% production tested) over the indicated temperature and supply vallage tanges. These limits are not used to calculate dutgoing quality evels.

Note St. Specifications in bolidface apply over the full rated temperature range.

Note 7: Accuracy is defined as the entry between the output votage and 10 mV/O trues the device's case temperature, at specified conditions of votage, current, and temperature (expressed in 10).

Note 8: Noninearity is defined as the deviation of the output-voltagenersus-temperature surver from the pest-forating of the over the deviation range.

Note 5: Quescant current is defined in the cloud of Figure 1.

Note 10: Absolute Maximum Ratings indicate insis beyond which damage to the davide may occur. BC and AC electrical specifications do not apply when operating the davide beyond its rated operating conditions. Case Note 1.

Note 11: Homen body model, 160 μ^{μ} cischarged through a 1.5 kG recision

Note 12: See AN-452 "Durabe Mounting Methods and Their Effect on Product Reliabling" on the sector bold "Durabe Mount" found in a ourient National Semiconductor Linear Dzia Book for other methods of soldering surface mount devices.

www.national.com

4



www.national.com

LM35

Typical Performance Characteristics (Continued)

Noise Voltage



Applications

The LM36 can be applied easily in the same way as other integrated-brout temperature sensors, it can be glued or commented to a surface and its temperature will be within about 0.01°C of the surface temperature.

This presumes that the antient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature of the LM35 die would be at an intermediate temperature between the surface temperature and the air temperature. This is expecially true for the TO-92 plastic package, where the copper leads are the orihopal themail path to carry heat into the device, so its temperature might be closer to the air temperature than to the surface temperature.

To minimize this problem, be sure that the wiring to the LM25, as it leaves the device, is held at the same temperature as the surface of interest. The easiest way to do this is to cover up these wires with a bead of epoxy which will insure that the leads and wires are all at the same temperature as the surface, and that the LM35 die's temperature will not be affected by the air temperature.



The TO-48 metal package can also be soldered to a metal surface or pipe without damage. Of course, in that case the VH terminal of the circuit will be grounded to that metal. Alternatively, the LMSE can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LMSE and accompanying wring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may coerate at cold temperatures where condensation can occur. Printed-circuit ocatings and vanishes such as Humiseal and epoxy paints or dips are often used to insure that moisture cannot corrode the LM35 or its connections.

These devices are sometimes soldered to a small light-weight heat fin, to decrease the thermal time constant and speed up the response in slowly-moving air. On the other hand, a small therma: mass may be added to the sensor, to give the steadlest reading despite small deviations in the air temperature.

Temperature Rise of LM35 Due To Self-heating (Thermal Resistance, θ_{10})

	so best	or all heat fin	no beat	coall seat its	on heat	croal? best fir	no heat
	sinia		eir k	A COMPLEMENT OF	Gink	stien load in	6.1k
36 BC	4336.35	100-0-W	80 DA	140°C.74	220 GeV	1126.37	50°0/12
oling air	100°C75	4010819	60 D/W	72°C/W	165 CHV	90°C.13	2510/09
ti al	100/075	40'6/W	90-0-W	7390770			
omed o i	50°C/75	3C+C/W	45°OW	4 3 °C/7/			
Clamped to metal,							
"felte heat sink"	(2)	40-A')			(5	5°C,19)	
lavafield spec 20: o 10-30 and 50-3 pac	r (*) e so er 0.02 Kages giued an	197 sheel traas ko dileads soldered :	idered to casi o 1º square of	e, or similar. 1 f.:16° ponted direu	N board with 2	oz. fol. or similar.	
iacefield type 2011 o 170-20 and 50-3 pac	r :'' cisc of G.E2 tages glued ar:	11 sheel traas so d leads sovide ted t	idered to case 3 ी square of	e, or similar. 1 trifo" ponted eneu	N boərd with 2	oz, fel. of statilize	







Netonal does not assume any responsibly for use of any closely described, no struct patient iscness are impled and National reserves the mark at any time without notice to diamoge solid structure, since specifications

APPENDIX C

APPENDIX C TIP 120 AND 125



TIP120/121/122 TIP125/126/127

COMPLEMENTARY SILICON POWER DARLINGTON TRANSISTORS

STMicroelectronics PREFERRED SALESTYPES

DESCRIPTION

The TIP120, TIP121 and TIP122 are silicon Epitaxial-Base NPN power transistors in monolithic Darlington configuration mounted in Jedec TO-220 plastic package. They are intented for use in power linear and switching applications. The complementary PNP types are TIP125, TIP126 and TIP127, respectively.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value						
		NPN	TIP120	TIP121	TIP122	7		
		PNP	TIP125	TIP126	TIP127	7		
∀сво	Collector-Base Voltage (Ig = 0)		60	80	120	V		
VCEO	Collector-Emitter Voltage (Is = 0)		60	80	100	V.		
VEBC	Emitter-Base Voltage (ic = 0)			5		V		
le	Collector Current			5		A		
Ісм	Collector Peak Current				А			
18	Base Current			0.1		A		
P _{tol}	Total Dissipation at T _{base} ≤ 25 °C Tamb ≤ 25 °C		65 2			W W		
Teig	Storage Temperature		-65 to 150			°C		
TI	Max. Operating Junction Temperature			150		°C		

* For PNP types voltage and current values are negative.

March 2000

1/4
TIP120/TIP121/TIP122/TIP125/TIP126/TIP127

THERMAL DATA

11123149-02	VAIA				
Rorj-case	Thermal Resistan	ce Junction-case	Max	1.92	⁰C/W
Rorj-amo	Thermal Resistan	ce Junction-ambient	Max	82.5	°C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ °C unless otherwise specified)

Symbol	Parameter	Test Co	Inditions	Min.	Тур.	Max.	Unit
łcec	Collector Cut-off Current (Ig = 0)	for TIP120/125 for TIP121/126 for TIP122/127	Vce = 30 V Vce = 40 V Vce = 50 V			0.5 0.5 0.5	mA mA mA
Ісво	Collector Cut-off Current (I _E = 0)	for TIP120/125 for TIP121/126 for TIP122/127	Vcs = 60 V Vcs = 80 V Vcs = 100 V			0.2 0.2 0.2	mA mA mA
leec	Emitter Cut-off Current (Ic = 0)	Vee ≠ 5 V				2	mA
VCEC(sus) [™]	Collector-Emitter Sustaining Voltage (15 = 0)	Ic = 30 mA for TIP120/125 for TIP121/126 for TIP122/127		60 80 100			V V V
Vce(est)*	Collector-Emitter Saturation Voltage	lc = 3 A lc = 5 A	le = 12 mA le = 20 mA	T		2 4	V V
Ves(or)*	Base-Emitter Voltage	le = 3 A	Vce = 3 V			2.5	V
hre*	DC Current Gain	lo = 0.5 A lo = 3 A	Vce = 3 V Vce = 3 V	1000 1000			

• Fulsed: Pulse duration = 300 µs, duty cycle < 2 % For PNP types voltage and current values are negative.

-		mm			inch	
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
C	2.40		2.72	0.094		0.107
D1	· · · · · · · · · · · · · · · · · · ·	1.27			0.050	
Ε	0.49		0.70	0.019		0.027
F	0.61		0.38	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		18.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		5.85	0.147		0.151

TO-220 MECHANICAL DATA



63

APPENDIX

APPENDIX D

PN2222

FAIRCHILD

SEMICONDUCTOR

PN2222

General Purpose Transistor



PN2222

TC-92 1. Envitter 2. Base 3. Collector

NPN Epitaxial Silicon Transistor

Absolute Maximum Ratings Ta=25°C unless otherwise noted

Symbo	l Param	eter	Value		Units	
VCEC	Collector-Base Voltage		3 0		V	
VCEC	Collector-Emitter Voltage		30		V	
VEBO	Emitter-Base Voltage		Ē		V	
lo	Collector Current		C08		mA	
Pe	Collector Power Dissipation		625		ni₩	
Tj	Junction Temperature		160		°C	
Tora	Storage Temperature	· · · · · · · · · · · · · · · · · · ·	-55 - 150	2	°C	
	al Characteristics Ta=25°C un	less otherwise noted	18:-	T	11-54	
Symbol Di/	Collegier Brookdown Voltage	lest Condition	19481. 120	Inter.		
BVere	Collector Emitter Breakdown Voltage	1_==10mA 1_=0	30			
BVeno	Emitter.Sass Staskdown Moltane	10 1000 1000 1000 1000 1000 1000 1000	Ē		V V	
	Collector Cut-off Current	V_aa=ξ0V. I==0	<u> </u>	0.01		
leen	Emitter Cut-off Current	V===3V.1==8	<u> </u>	10	nA	
hre	DC Current Gain	Voe=10V, Io=3.1mA Voe=10V, No=150mA	35 103 300			
Vire (sat)	* Collector-Emitter Saturation Voltage	}e≠£00mA, Ia=50mA		1	V	
Vag (sat)	* Base-Emitter Saturation Voltage	Ic=500mA, Ia=50mA		2	- V	
<u></u> T	Current Gain Bandwidth Product	V _{CE} =20V, I _C =20mA, f=100MHz	300		MHz	
•	Output Capacitance	VoestOV les0 fatMHz		8	n E	

©2004 Fairchte Semicowitchs Corporation

Hey A, Noverlag 2004



GLOCE havenite Entrinemischer Diebermährte

Marx, 4, Nevendres 2004

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST	ISOPLANAE TM	Power247 TH	Stealth™
ActiveArray **	FASTr*	LittleFETTM	PowerEcige TM	SuperFETT*
Sottomiess**	FPST	MICROCOUPLER™	PowerSaver TM	SuperSOT™-3
CoolFET™	FREETW	MicroFET™	PowerTrench [®]	SuperSOT™-6
CROSSVOLTY	GiobalOpteiselater ⁻¹⁴	MicroPak [™]	Q=E ⁻¹⁵	SuperSOT™-3
DOMET	GTCT	MICROWIRE	QS™	SyncFETT
EcoSPARK™	HiSeC™	MSX **	QT Optoelectronics™	TinyLogic [®]
E ² CMCS TH	l ² C™	MSXPro ^{ry}	Quiet Series™	TINYOPTOM
EnSionaTV	HLOTH	00X7/	RapidConfigure TH	TruTranslation ^{TE}
FACT	Implied Disconnect TH	OCXPro™	RapidConnect ^{ru}	UHCTM
FACT Quiet Series	н.	OPTOLOGIC [®]	uSerBes™	UtraFET ^{S:}
Across the board A	round the world. Th	OPTOPLANAR™	SILENT SWITCHER [®]	VCX**
The Fower Franchis	e ²	PACMAN™	SMART START™	
Programmable Acti	/e Droop™	POP™	SFMTH	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORFORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preiminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not in Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

60004 Falterie Sinnicessicher Corporation

9ee, 635

APPENDIX E

APPENDIX E MICROCONTROLLER



PIC16F87X

28/40-pin 8-Bit CMOS FLASH Microcontrollers

Pin Diagram

PDIP

Devices included in this Data Sheet:

- PIC16F873 PIC16F876
- PIC16F874 PIC16F877

Microcontroller Core Features:

- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 8K × 14 words of FLASH Program Memory, Up to 368 × 8 bytes of Data Memory (RAM) Up to 256 × 8 bytes of EEPROM data memory
- + Pinout compatible to the PIC16C73B/748/76/77
- · Interrupt capability (up to 14 sources)
- Eight level deep hardware stack
- · Direct, indirect and relative addressing modes
- Power-on Reset (POR)
- · Power-up Timer (PWRT) and
- Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS FLASH/EEPROM technology
- Fully static design
- In-Circuit Serial Programming** (ICSP) via two pins
- Single 5V In-Circuit Serial Programming capability
- In-Circuit Debugging via two pins
- · Processor read/write access to program memory
- Wide operating voltage range: 2.0V to 5.5V
- High Sink/Source Current: 25 mA
- · Commercial and Industrial temperature ranges
- I ow-power consumption:
- < 2 mA typical @ 5V, 4 MHz
- 20 µA typical @ 3V, 32 kHz
- < 1 µA typical standby current

NCCR VPS THV RADANC - R87/PGD 39 RA19N1 RA29N2//sev-+ 885 ---- 281 RANANO VRET+ RENPOM ■ R82 RADITICK¹ 35 RAS'ANH:SS F81 32 REORDIANE PIC 16F 877/874 - RACINT 33 VED 32 RE2/CS/AN7 »Е - Vea ➡ RD7/FSP7 722 жh Ves 25 28 DEG1:CLK.N OSCZICI KOUT 27 TIOSOTICK ---- ROMEXICT XĘ. 26 RONTIDS/CORS - ROSTROA RC2 CCP: RCBCDO 21 REBOCKISCL RC4/SCUSEV FC3FCP3 R20-PSP2 1 FC LPCP: RD2FSP2

Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
- Capture is 16-bit, max, resolution is 12.5 ns
- Compare is 16-bit, max, resolution is 200 ns
- PWM max. resolution is 10-bit
- · 10-bit multi-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI[™] (Master Mode) and I²C[™] (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls (40/44-pin only)
 Brown-out detection circuitry for
- Brown-out Reset (BOR)

ISS 1999 Microchip Technology Inc.

DS302928-page 1

Deciman Decimanicult	4				
nscharkout		3	1	5113608 ¹⁴	Lauch fahr i er guter republiker fahr hore mit erne frond.
	N	to	Ľ	-	One bear signals sugged Connects to creatistic materials in crystal sections model. In the maker the CECC of maderials CECO 1 Alectorism 19 the Anguarcity of CECO, and denotes the technology cycle rate.
ALIRSWIK'	1	t	Яř	য়া	Muniter o van element) i fond en perioptenieri og estilligte størd og hege verlæger bend enseler ochtetet i ford pår til ern at delete fore heret to the størken
					PERTA in a D-ramatica and VC goal.
94064046	2	:	រ	131	AVAC com also be idealog (qu.2)
se trak "	- 2	ł	រ	i 1	IVA'T contralise de antales; republi
1423A5227817-	्र	4	U	Ŧ¶.	1662 with stars bell arisi oğ inpaît) di megallen artalog isherint. Vefaqli
anan ayrif t			ų	ri.	lo Alti caritadise des post equapel d'un construit activity difference activitação
94479608Ú	ė	5	ఫ	5	1944 car she betre cust ngul 15 Sm Times matain. Culpt In som disktype
141. <u>85</u> 839	:	:	<i>.</i> г.	111	1965: cân eliec șie analogis publică dan praes astect în cân synchrișa în saidul purt
					FORTE & a Sectore control of the first of activity
					paugneisitund fait albei tai walak pu kupitin alli tipula
#.	21	21	L N	HP8.0	1956: cier albie die Stie Klainen werken stie L
쏷	22	21	10	171.	
ΨĒ.	20	24	10	in in	
H MALAN	24	:4	.C	1.11	1485 kaam alaid ina tina kawa wa bigan programan ingi bupad
184		25	30	Î.	l den uzt izh c'hoùge pir.
185- 185-	ж		32	l n	luismest enclange pth
Remains:	34	21	.¢	TERF.	lademaatati oo aaliye pirka ar Casad Debagges (Sa Sane) pagaalaating doox
4857933	R	24	in.	t (Loseix)	bilandstörköringe pirker and nua Dabugger pilk Bolik. programming däs
					PORTO (na beckmed enal KC peak.
KONTROCH ICK:	В	11	N	डा	(† 1997) e ann adais fao fhao à anta-Al casté aite carápul on Alafam Bic óu Angail
el vincencoup	12	11	ti	87	1601 cimateo de l'él fiment casé étén éputor Captores, épu Compares, capuel XXXI caput
en adden i s	р	L1	лС	57	böll en also befre lingtimet and Klorganet sopull VM Buldal
strandu.	14	H	ม	S 1	1602-can alte be the synacticipus write le color sputfoutsal f Dely 325 met ² 0 estaton
904°2) ND4	15	Ľ	AL.	51	8804 dan ajad ber Ber (2.5 Cata 24 (218, mode) er data (21 (18) mode).
81 852 0	16	të	10 10	1 ST	18025 dan dino berthei 1841 Cata (Sub)(\$11) modes
HCKY KYCH	N	ı?	ា	5	likus zán élis bélhő USAN: Asyrofi éradul Cransfél zé Egyid-tenéde ülézk
YÉ MERON	Û	13	か	3*	1927 cars n'ils de Hei USAN' Asgrefitsteaus Mexime su Synchronisis Dista
VE	1,5	5, 12	<u>p</u>	<u> </u>	Calendid federarian für Englis and Isla prin.
620	21	2	<u> </u>	<u> </u>	Paralism mugain for logic and IND cards
usgarist i e àtbut. Nota in thèis buths in	O + oct No No No	al Kanad E fragger ng	⊭CN −11 Dinebeta Dinebeta	inpäisäetti 1 "Längat Iganistien liive	i i e povezí Si e Schirtik Tiggen rázul sobroslihala např.
2: Bistuffeln 2: Bistuffeln	i n Sebri i n Sebri i n Sebri	t ligger na t ligger na	us wier rinn us which on	st in mein i ging Egyind in RC o	sa mineng (kalak) sed heter in gidin anin) an CARAS ingent, ether se

TABLE 1-1: PIC16F873 AND PIC16F876 PINOUT DESCRIPTION

70

Pin Karie	oø Phø	FLCC Final	ant Pint	30)9 Tyse	Buller Type	Descițilităr
CECHCLEN	13	14	×		STR: NOS ⁶⁰	Caullalist prysisi inputvieterrai oliput side ver riput
CHIMA HANT	14	E	31	u		Castinder styckel surplish Commercia (Si styckel or resounder in styckel and babel midde (Fr NC midde, CSCC) per surplish Chris Ch. I winder mis 164 for bespiersky of CSCC, and devices for instruction style rate.
NUTRATIN	1	2	ų	10	\$1	Masilari olaran (dai nati) ingani bir pangaranan segarah yak biga ingani bir da bir higa na Salaga kinatan kata di atatan i bilan pan bir an analari kawa na ani bir Tan aliwa sa
				Γ		FURIA a a SkillingSofar (Olgan)
\$A0\$40	1	1	8	аŬ (НĹ	1440 can giao da anakig biyad
fratikn)	2	4	x	10 I	11	94 Lisan wież kwierałcy indukt
Karine -	4	5	- 21 -	13	11L	940 cản siếp bụ si thếp tronk) tr ngành v soàing Thomas vụ biệp
KADANSA/REFI	2	ŧ	21	9 9	i li	943 can élec be érékçi arisali ce por (sve ana bij relemiçie vé lago
Fatebori	ė	*	22	52	51	MAR kain nina be the slack trial to the brinnik termi Scalar, Calpellin going this type:
Kalessana	:	:	- 24	39	111	RAS curi nizo cu intaný nipulé té Rei záro sedect to He ny teru fou sie al post
						i sch fill in all-sämist und DC post PCRTB can be server a progesizies for interativens pull-up servisiesis
KHON"	- 53	28	1	30	ta saka	"Hills chain is into fee they positive with inferring of pre-
N#	34	27	2	90	nn.	
K#2	\mathbf{y}_i	-58	ЪČ.	30	t î L	
knech	19 N	29	TŤ.	50	in.	803 samalas by the low visition structuring input
(e)d	M .	#!	14	വ	ELL	nden vas stertige pre
1685	স	42	15	50	111	nga u "by eau stein, Sei thai
n den en e	28	43	12	10	HLE9 ¹⁰	ərləri uçalışın olaşırlığı işləri di nəvli böşlü illekteşiğən çılar. Sen yı Disgildərərində çıkçula
rainta)	41]	44	u.	10	area a	nderfugt och utbergjer planste siv Strongel Christigger plat blev a Stopphermäggstadar.
						POHIC is a bedrextlor of Mogent
NGTALIORDALIORI	15	R	31	10		920 car else be Pré l'inérit cécilisée évided ét à 1 mait é solvágat.
KC MEEDS ACCINE	HC .	h i	35	-0 -0	51	Mult den aber be Ball ternet säcketer Prjedjur Capiting opustionspecies (register WHC) subjut
Marta 193	· H	19	35	ĴŪ.	-11	952 Ger Aliko da Shi Capturdi socilitargana" dalgadi 1980) daliki
KC32CKASCI	R	29	1.	30	ŝI	909 cair alait ia fha ann sroisnciaca iar àireach ir pabraipet Ta bith às 9 ann 190 riddin
HU HULHOLDA	21	1	4	80	51	1904 davi alde beitler (z. 1926). Dets tri (2013 (m. 2015) of dele 1903 (1921 mode).
ersene	29		43	તા	81	1925 Calcades by Her 615 Data (Cu) (625 Fridae)
KC9/IACA	25	27	44	-9U	12	906 cán dhe ba teo úsAfil Aryadosaúus francest de Sýnchebricai Useli.
NG / 99X Q2	28	:9	- T	127	51	927 dari dika ba Uni USA91 Anyindouranda Macatya di Syechonecum Dahi
lagoria timitiput Note I. Printovieria 2. Printovieria 3. Printovieria Featuria di 5. Printovieria	Cirico An Fiel Schr Fiel Schn Fiel Schn Kei Massi Kei Massi	lput ut uno t ut longuir ut longuir ut longuir ut longuir ut longuir	in pail eá su In pail eá su In pail eá su In paigteoir	1924 (n. 1714 - F Hackelsy Hackelsy Hackelsy Hackelsy Hackelsy	ndesident 19 ingul 19	l e poven Sti e Starnit filgger byer nafhrerupt na genode. Suigere RC and a fill in put etnes esid a file frankter Sieve

Exit learne	or Suit	9100 2008	ara Pa≢	ecii? Type	altiei Type	Úskalíptaň
						PORTED in a bi-distribution of Ciparit of them in Salara (107) when
and a state		71	36	w	فلابتدار	LINERTIAL TO BE UNC OFFICIENTIAL TOTAL
epreterit	25	21	29	æ	्राज्य स्थ जन्म	
40284912	21	25	49	æ	31-11 ²	1
463840 ¹² 1	21	24	41	ω	arë ti ^{tij}	
41N4142 역	22	ġp	y	ю	30,1100	
41758 - 17 B	25	at .	3	w)	51/11.00	
થા છે. છે. છે.	22	35.	-¥	10	রালায়েট	
動調整室	32	32	<u>a</u> ;	te:	steitte	
	1					Pakiti a a Selandimi Popul
91:10044	Б	9	25	0Ó	al≪it _ø :	ti bil unich sé diú dae philid cointeoir Rui Dher churú for 'n a ver philig arcaillag républi
HE INTERNE	y	32 32	:8	ito	Ster Hay	Hitt fan únd brivete stiftet fy fit pasifir niew poly eradeg finds.
46.75°94N (22	.3	1	100	and the	Histi dani alian bian beaket contra ilari tine periadali aliana co. Ion amalogi riguliž
455	1, 11	·1.24	622	<u> </u>	-	Cround references for logic wild IKO pite
		1.4 10		1 11		there for a summary they have an and 100% where
V20 9**	115	11.35	(28 12 13	<u>г</u>	-	Phon fivel augus y for logger artic ICC phon Theore rains store and informative increased and i Reining store prisonal i
VID NC Legend I + bank Note di Chistare 2: Thistare 1: Thistare 4: 31:stare	(1),5 () 4 9 P v los Sch v los Sch v los Sch v (los Sch v (los Sch v (los Sch v (los Sch	12,35 1,17,28 42 2000 Katisansi nati biggisi nati biggisi nati biggisi nati biggisi nati biggisi nati biggisi nati biggisi	/ 25 12 13 33,54 Bigot with Bigot with Bigot with Bigot with Bigot with	19 + (- 19 + (- 11 + - 1 ei wied ei wied ei wied ei weig ei weig		Pontos aupoja la fogo anti KC pari Trans pina ana not riternaty consecutivi. Havid pina siculà ell'un portes Si a Contrat. Fogori ngl. anti riterat antegracia. I parocea KO secia a TEE incut veter uned in the Parallel Siave Pates secola diri a CMOD incut otherwise
V20 V20 Legende - 1 = kook Note - di - this kurte Bi - this kurte Hist cook Hist cook 4 - Bins kurte	() + 9 () + 9 () + 9 () + 5 Cch () + 5 Cch	13,35 1,17,25, 32 2000 Actional Actional Martin Biograph Martin Biograph Martin Biograph Martin Biograph	/ 24 12 13 23,54 30,54 30,54 30,54 30,54 30,555 40,5555 40,5555 40,5555 40,5555 40,5555 40,5555 40,5555 40,5555 40,5555 4	15 10 # (* 1 L *) einschieft einschieft einschieft oppenzulän einschieft oppenzulän		Pronfere augus y ber forge and KC gain Theme gine are not informally conservation. These generations of a uncorrected. Propose ST + Controls Friggering L and a controls and process VO such a TEE input when used in the Planalet Stave factor structs and a CMOS inclusions are factor structs and a CMOS inclusions are
Vidi Hitt Hitt Hitte (E. Hasturff E. Hasturff Hitterof 4. Hasturff Hitterof 4. Hasturff	() 4 9 () 4 9 () 4 9 () 4 9 5 Cell () 19 5 C	13.35 1.17.25, 25 20.1 20.1 20.1 20.1 20.1 20.1 20.1 20.1	(24 12/13 23,24 35,24 35,24 35,24 35,24 45,25,24 45,244,24 45,24 45,24 45,24 45,24 45,244,24 45,24 45,24 45,24 45,24 45,244,24 45,24 45,24 45,24 45,24 45,24 45,244,24 45,24 45,24 45,24 45,24 45,24 45,244,24 45,24 45,24 45,24 45,24 45,24 45,24 45,244,24 45,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24 10,24,24 10,24,2410,24,24 10,24,2410,24,24 10,24,2410,24,24 10,24,24,2410,24,24,24 10,24,24,2410,24,24,24,24,2410,24,24,24,24,24,24,24,24,24,24,24,24,24,	15 30 × (* 5	proSV-dys. 1 (* 3. in prod ganed passes revis) in resolution program ganed an ganeta ca), ganetiko MCI-caia	Pronfere augus y ber kegte and KC spin Theme pine are not informally decremented. There is parameters of a proving Dirac according Dirac according to the pine of the pine of the pine of the original marks analysis and the of pine occording and the broad when the source of the fill the of the fill the of the source with a CARDS in subject new sec
Vidi Legende I - Erich Note di The Erich E This Cuffe This Cuffe Galler 4, Bas Cuffe	() = 9 1 a in a toda c in a toda c in a toda c in a toda c in a toda	13.35 1.17.29 .42 vipul Actional national national frigged factor to a frigged factor to a	1 24 12 13 23,54 ilipid whe ilipid whe ilipid whe reliansess nepid whe	j ² j (2 ≠)- j (2 ≠)- j (2 +)- (2 +)-	n n n n n n n n n n n n n n n n n n n	Pronfere augus y ber kogie and KC pani Thease pine ane rock offer not y conversional. Thease pine analysis off an operative of a power of a score failed of the pine of the score of the off an operation of parage pando. If parages with and the failed of the failed failed failed failed souther with a CMOS included new se
Via Legend 1 - kood Note di the kood 2: This Cuff 1: This Cuff 1: This Cuff 4: This Cuff 4: This Cuff	() = 0 	13,35 1,17,25,32 32 32 32 32 32 32 32 32 35 35 35 35 35 35 35 35 35 35 35 35 35	1 25 12 13 23,54 30,53 44 30,53 44 30,54 45 30,54 45 30,554 45 30,5555 30,55555 30,55555 30,55555 30,55555 30,555555 30,5555555555	13 S S (- 3 L S S (- 5 L S S S S S S S S S S S S S S S S S S	prostvaga at Fishi prod ganed normatik ganed normat	Pontos aupo y las logie anti KC para Teste pina ana not novi no ponecolari. Ubriti pina alcosti i el unportectivi. Una porteci Si a Dotariti. Troggin nglut en informati anting accio. Il paroceo VO socia a "EE input veter upod in des Parallel Stave Alabe socia VO socia d'EE input veter upod in des Parallel Stave Alabe socia vete anti g CMOS incut cherwise
Via Legend 1 - band Note di Hala Leff 2: Hala Leff 1: Hala Leff 4: Hala Leff 4: Hala Leff	() = 0 	13,35 1,17,25,32 20 20,1 20,1 20,1 20,1 20,1 20,1 20,1	 (28) (27) (22) (22) (22) (22) (22) (22) (22) (22) (23) (24) (25) (25) (26) (26)<td>ji ja k (* i () ni wirdy ni wird wird ni wird wird ni wird wird</td><td>prostrage, i T the figure prostrage program prostrage program prostrage program prostrage prostrage prostrage prostrage prostrag</td><td>Pontive augs y to kope and KC pani These gins are not internally connected. Update paneliculat eff underneddel. Una powei Sin Rohmet Trygen ngl. an al minimut anseg social al panceae KC social a TEE incut when used in the Panalet Stave International a CMCOS incut otherwise</td>	ji ja k (* i () ni wirdy ni wird wird ni wird wird ni wird wird	prostrage, i T the figure prostrage program prostrage program prostrage program prostrage prostrage prostrage prostrage prostrag	Pontive augs y to kope and KC pani These gins are not internally connected. Update paneliculat eff underneddel. Una powei Sin Rohmet Trygen ngl. an al minimut anseg social al panceae KC social a TEE incut when used in the Panalet Stave International a CMCOS incut otherwise
Vidi Legend: 1 - brand Note di Thiskuth Bi Thiskuth Gitting 4. Thiskuth 4. Thiskuth	() = 0 	12,35 1,17,25,32 22 20 20 20 20 20 20 20 20 20 20 20 20	 A gas <	P Start	prostrance and an and a second	Pronfere augus y ber kegte and KC spin Trease pine ann rock ofter not y decrease brok. I Berlin pinn of such eff uncontraction. Helpsower Si A External Singer install and information and an one of the second of the second seco
Vidi Hitt Hitt Hitti I + ktool Hitti	11,55 	12.35 1.17.25 .42 .42 .42 .44 .44 .44 .45 .44 .45 .45 .45 .45 .45	(28 12 13 29,04 40,040,0	P 30 ≠ P 3 (production of the production o	Pronfere augus y ber kogie and KC pani Trease prins alle rock informatiy domensional. The bis efformation and information If a possesi of a Alcherith Trigger install an all information analysis and a diparation kC) shall a TRE bised when the all the Standard Stave Alabe provide with a CMCOS install of new pre-
Via Legend I - Konf Stote (L. Charleuff E. This Cuff St. This Cuff Hot cod 4. Stockuff	1135 	12,35 1,17,25, 32,2 3	(28 12 f) 20,04 Nicch wie Nicch wie Nicch wie Nicch wie Nicch wie Nicch wie Nicch wie Nicch wie	्रि डे	prostructure (* 1.1. in prof the months) program (* 2. in professional (* 2. in professional (* 2. in professional (* 2. in professional) (* 2. in professional)	Pronfere augs y ter kogie and KC pani Thease pine an end, niter refly conversion: Thease pine analysis of a possible of a possible of a possible of a botterfit frigger inplut an all information manage production of para scele KC) social of THE boost where it and in the Panallet Staves of about social will be a THE boost where it and in the Panallet Staves of about social will be CMCOP includion ways
Via Hor Note (I. Hosta, F 2. Hosta, F 3. Hosta, F 4. Hosta, F 4. Hosta, F	11(5) (x + p + 1) (x + p + 1)	12,35 1,17,25, 22, 22, 24, 24, 24, 24, 24, 24	(25 12) (3 22) (3 22) (4 3) (2) (2) (4 3) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	P 30 + (- 1 - +) i l. + (i taisel i t	prostrage, i T - Lind para ganed accented paragram ganed accented paragram ganed accented paragram ganed accented paragram par	Profes augs y le foge and KC park There gins an ext river ally consecuted. There yields of anomalised Una power Si a Schreft frigger ingul an ext informat anneg auch I paraode and a TES band when used in the Panalet Stave Alabe south while CWOS brock charwise
V20 Ingenie 1 - kont State 6 This Laff 2 This Cafe 3 This Cafe 4 Data Cafe 4 Data Cafe	11(1) (year) 	12.35 1.17 (25, 42) Add Comp and Haggin ref Haggin ref Haggin ref Haggin ref Haggin ref Haggin ref Haggin	(25 12) 13 22) 24 30:00 with 30:00 with 30:00 with 10:00 with 10:00 with 10:00 with	19 30 4 (- 1) L = 1 tota software et samet de et samet de	prostructure The first part of the first part of the prosper game data prosper game data proster game	Pontos aupoja la fogo anti KC para Trene pina an este devinata de consecund. Libria para alculé el unpermetidal. Una perme Si a Defretit. Fogger inglut en al referenza anting accion KO social a TEE laped when unaci in due Para fei Siave Alaba anode anti gi CMOS incoluciones an
Via Legend 1 - band Note di Hala Leff 2: Hala Leff 1: Hala Leff 4: Hala Leff 4: Hala Leff	11(3) ()+-0 +-+0 + ise Soft + ise Soft ()-+0 + ise Soft + ise Soft	12.35 1.17 Mg. Advend rott Hugget rott Hugget rott Hugget haveg to a haveg to a haveg to a	(22 12 13 22 24 30 24 30 24 40 24 24 40 24 40 24 40 24 40 24 40 24 40 24 40 24 40 24 40 24 24 24 24 24 24 24 24 24 24 24 24 24	i i j + i ni wini i wini i wini i wini i wini i wini i wini i	prostructure The Bank and Andread Andr	Pontos aupoja la koje anti KC pari Trene pina an est obrindi y consected. Ubriaŭ plena (1996) el unostrantisti Una postej Si a Dohrefa frigger opin anti el nome anti el nome na informet antigg auton ni par poste KO secti a TEE lapod velen nasci în des Panalei Stave Pates enote aliel și CMOS interfactore se
Vidi Legitid: 1 - book Note di Heiskuff Bi Heiskuff Gi Heiskuff Gi Heiskuff Gi Heiskuff	11(3) ()+-0 +-0 + ise Sch + ise Sch + ise Sch	12,35 1,17 (25, 42) Advand ndt Higgith ndt Higgith ndt Higgith Starty file Starty file Starty file and Triggith	(22 12 13 22 24 30 24 30 30 24 30 30 30 30 30 30 30 30 30 30 30 30 30	ाः उत्त कर्म का प्रश्ने हे	problema (The Band Sector of Con- problema (problema (probl	Pontos aupoja la fogo anti KC paja Treas gina za rok utarindy consected. Ubili pinnańskić et urzemeteki. Ura pomet Si a Dohrff, frigger nji J anargi govin na krimitu anargi govin ni pa pose KO sed a TEE incel wien used in the Panalet Siave riete envela aini a CWOS incel of new se
V20 Logital 1 - book State di Heiskuff Bi Heiskuff Heiskuff Heiskuff 4. Beiskuff	11(3) 	13.35 1.17 22, 22 20 22 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	(22 12) 13 22 24 30 24 with all columns all columns all columns all columns	14 30 k (+ 3 k (+ 3 k (+) k (+	produktion of the second secon	Prontive augus y ler koge and KC park Trans gins an red offer offy conserving Theirs provided of unconsected. Uniperset 31 + Alcherft fraggringEll and inforque analytics of KO sint a TEE local when used in the Parklet Stave factor anote with a CMOD interfaces are
Vidi Ingenet I - brand Rote di Thisturf El Thisturf Hattenet 4. Binsturf	11(3) ()+0 + ins Sch ins Sch ins Sch ins Sch	12.35 1.1724 2004 2004 Add Consol and Tringgins Tringgins Tringgins Tringgins Tringgins Tringgins	(22 12 13 23 14 39 14 39 14 39 14 39 14 19 14 14 19 14 14 19 14 14 19 14 10 14 101 10 14 10 10 10 10 100 100000000	P 30 F (1 L +) el solt f (general	production of the second secon	Prontive augusty iter kogie and KC pani Thease pins are not informally conservated. Thease pins an advected of a processing of a subcreation of a processing of a subcreat fragger inplut and information manage auto- tion access KO pins a 112 block where it and in the Panallet Stave Alabe should write a CMOS includence are Alabe should write a CMOS includence are
V20 V20 V20 Xinta (i) The know Zi This Curfu Ci This Curfu Ci This Curfu A This Curfu A This Curfu	11(3) 	12,35 1,17,22, 22 20 20 20 20 20 20 20 20 20 20 20 20	(22 12 13 33 Ja 39 Ja 39 Ja 39 Ja 39 Ja 39 Ja 39 Ja 40 Ja 10	្រ 3.0 គ (ក ទី)	produktion (* 1999) (* 1999) ter terretari produktion (* 1999) produktion (* 1999) produ	Profes augs y le foge and KC pais Trais gins an ext der neg consolut. Desid periodski et undersetiel. Us powei 31 a Schrift Figger injul and informat magnetic. I pa sole KO set a TES boot when used in the Parallel Stave factor south winity CWOP incursion was
V20 V20 Legende 1 = kond. Note 6: this Left 2: this Left For rock 4: this Left For rock 4: this Left	11(3) ()+0 ()+1) ()+	12,35 1,17,25, 42 20 20 20 20 20 20 20 20 20 20 20 20 20	(22 12) 13 22, 24 30:24 whi 30:24 whi 90:24 whi 90:24 whi 90:24 whi 90:24 whi	l ⁴ 3 U × (1 2 i 1, ∞) 2 i 1, ∞ i 2 2 i 1 i 1 i 1 i 1 i 1 i 1 i 1 i 1 i 1 i	prostructure (* 1.1.4. prof to resultary program profile profi	Pontos aupo y las logie and KC para Trans pina an ext den nego consoluti. Debid permetectó ett auportecidal. Una porteci ST a contrett frigger ingl. en al informat protegración in paracese KO sera a TEE ingel veter lucad in the Panalet Stave factor souch anidig CWOS incolution was
Via Legend 1 - kont Note di History 2: History 4: History 4: History	11(3) ()+-0 	12.35 1.17 (25, 42) Advand roff Higgst roff Higgst roff Higgst Range for A Barrey for A sand for A sand for A	(22 12 13 22 24 30 24 30 24 40 24 40 24 40 24 40 24 40 24 24 24 24 24 24 24 24 24 24 24 24 24	P 10 F(r) 1 L + 1 ni orināj ri cināj ni conāj ni conāj	pastrage. 1 Table past pastrage passage pastrage passage pastrage passage pastrage passage pastrage passage pastrage passage pastrage passage pastrage passage pastrage passage pastrage passage passage pastrage pass pastrage pass passage pastrage pass pastrage pastrag	Pontos augo y las koje anti KC pari Tekse gina zan koji nigo do verendini. Ubili pinnafosić i et unponesi Una ponesi Si a Cohrist, frigger injul mali nimus masegi novio. I parose KO sold a "EE input velen used in der Canalei Siave Akter snoch alei a CMOS interfutioners se

© 1999 Microchip Technology be

0.593.97B-2034 9

.

2.0 MEMORY ORGANIZATION

There are three memory blocks in each of these PICmicro MCUs. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 4.0.

Additional information on device memory may be found in the PiCmicroTM MkI-Range Reference Manual. (DS33023).

2.1 Program Memory Organization

The PIC16F87X devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16F877/876 devices have $8K \times 14$ words of FLASH program memory and the PIC16F873/ 874 devices have $4K \times 14$. Accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PIC16F877/876 PROGRAM MEMORY MAP AND STACK



FIGURE 2-2: PIC16F874/873 PROGRAM MEMORY MAP AND STACK



1999 Microchip Technology Inc.

DS302925-page 11

2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1(STATUS<5>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
19	2
11	3

Each bank extends up to 7Fh (126 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

Note:	EEPROM Data Memory description can be
	found in Section 4.0 of this Data Sheet

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR.

DS302928-page 12

© 1999 Microchip Technology Inc.

Indirect aridr (*)	006	Indirect eddr (*)	SOF	Indirect addr. ⁽¹⁾	100h	Indirect addr.(*)	1
TIMEC	060 C16	OPTION REC	STE	TMRO	101h	OPTION REG	1
- 1943.V CC1	576	DP BOR INCO	876 876	PCI	102h	PCI	
FUL CT/TUC	32h	ETATUS	026 026	STATUS	1035	STATUS	
CD:AIC CO2	C/h	ECD	CAR CAR	ESR	104h	FSR	
BORTA	OF6	TRICA	855		105h		
PORTS	28h	TRISB	SGE	PORTE	108h	TRISB	
	07h	TRISC	57h		107h		
PORTO EL	38h	TRISD	88h		108h		
PORTE	8Gh	TRISE IN	89h		139h		
PCI ATH	DAh	PCIATH	84h	PCLATH	10Ah	PCLATH	ŀ
INTCON	СВЬ	INTCON	86h	INTCON	106h	INTCON	
PIET	CCh	P(F1	SCb	EEDATA	10Ch	EECON1	
PIR2	CDh	PIE2	6Dh	EEADR	10Dh	EECON2	.
TMR1L	SEh	PCON	8Eh	EEDATH	10Eb	Reserved	
TMRIH	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	
T1CCN	12h		90h		110h		ŀ
TMR2	11h	SSPCON2	9th		111h		
T2CCN	12h	PR2	92h		112h		
SSP6UF	13h	SSPADD	93h	1	113h		
SSPCON	14h	SSPSTAT	94h		114h		
CCPR1L	15h		95h		115h		
CCPR1H	16h		96h		116h		
CCP1CON	17h		97h	General	117h	General	
RCSTA	18h	TXSTA	96h	Register	118h	Register	
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	
RCREG	1Ah		9Ah		11Ah		L
CCPR2L	1Bh		96h		1 18 h		
CCPR2H	1Ch		9Ch		11Ch		
CCP2CON	1Dh		9Ch		11Dh		1
ADRESH	1Eb	ADRESL	9Eh		11Eh		
ADCONS	1Fh	ADCON1	9Fh		11Fh		1
	20h		AOh		120h		
Genera		Genera		General		General	
Purpose		Purpose		Purpose		Purpose	
Register		30 Bister		80 Bytes		80 Evtes	l
96 Bytes			EFh		16Fh		4
		accesses 70h-7Fh	F0h	accesses 70h-7Fh	170h	accesses 70h - 7Fh	
Bank 0	4 /FD	Bank 1	- FFN	Bank 2	1(F f)	Bank 3	2
Unimplei 1 Not a phy Note 1 : These	mented di ysica: reg	ata memory locatio ister. are not implement	ons, read ed on 28	as '0'.			

🔅 1999 Microchip Technology Inc.

DS302228-page 13

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1.

The Special Function Registers can be classified into two sets; core (CPU) and pericheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	Value on: POR, BOR	Value on all other resets (2)
Bank D				•••							
00144	INDE	Addressing	this location	uses conten	ts of FSR to a	iddress data i	memory (no	t a physical i	eg \$161)	0000 0000	0000 0000
ain	TYRC	FimerC mod	ule stregiste	1						22222 22222	נונונט נוטטט
02r ¹⁴⁴	PC_	Fragram Co	unter's (FC)	0000 0000	0000 0000						
035144	OTATUS	IF.º	7 21	₹⊃0	-5	DI	Z	50	C	0001 1xxx	000g quuu
041(4)	FSR	Incirect data	Enternory ac	stress pointe	YI					XXXX FXXX	0000 8000
05r	PORTA	- 1	- PORTA Data Latch when written: FORTA pins when read							0x 0000	9u 0000
06h	PORTE	FORTE Dat	a Laich whe	n wilten: PC	osts pirs va	er read				XXXX 722X.	uuuu uuuu
076	PORTO	FORTC DE	a Latch whe	a written: PC	XRTC pins of	en read				2222 2222	10000 8000
981: ⁽⁵⁾	PORTE	FORTO Da	ia Latch whe	n written: PC	DRTD pins wi	ier: read				1XXX 2772	นหรน มนนน
097 ⁽⁵⁾	PORTE	-	— .	-	:		RE2	RE :	REO	222	นุมุข
JANIT.4	PC_ATH		· _	· _	Write Buffer	for the upper	5 bits of the	<i>Рюд</i> ізті Сі	punter	0 0000	0 8666
085(4)	INTCON	GIE	PEE	TCIÉ	INTE	RõlE	TOIF	INTE	RBIF	0000 000x	0000 0000
och	P.R.	⊃gpi≓ ^{i\$} i	A£1F	RCIF	TKiF	93PIF	COFTE	TMR21F	TVROF	0000 0000	0000 0000
00h	PIRZ	- 1	(6)	-	EE F	BCLF	· -		CCF2.F	-5-0 00	-1-0 00
0En	TVEC	Holding reg	Holding register for the Least Significant Byte of the 16-bit TAR1 register								1000 1000
0Fn	TVR:+	Holding reg	ister for it e	Mosi Signific	ant Byle of In	e 15-dil TVR	register			THEF PERS	anan maar
101	T1CON		-	T1CKPS1	TICKPOI	T10SCEN	TISYNC	TMRICS	TMR1CN	00 0000	uu uum
111:	TMRC	Timer2 mov	tule's registe	9	-		-		r	0000 0000	0000 0000
12†	T2CON		TOLTESS	TOUTE 02	TOUTEST	TOUTPSD	TMR2C5	T2CKPS1	TECKPEE	-000 0000	-000 0000
131	SSF5UF	Synamores	is Serial For	t Receive Bu	ifer Transmit	Registe:				33333 33233	נתונע נשטע
141	SSECON	WCOL	SSPOV	OGPEN	CKP	SSP42	SSPM2	2SPM\	SSEM3	0000 0000	0000 0000
150	CCPR:L	Capture/Co	npare PW	(Regeri	L35)					XXXX XXXX	0000 1000
161	CCP3 H	Capture/Co	mpara:PWN	(Regent)	MSE)		<u> </u>		p	XXXX XXXX	0090 0000
171	COPICON		-	CCPIX	CCP1Y	CCF1N3	CCP1M2	CCP191	20F1M0	00 0000	00 0000
18h	ROSTA	SFEN	RX9	SREN	CREN	ADOEN	7583	CERS	RX9D	0000 000x	0000 000r
191	TXREG	USART TI3	nemit Data i	Register				· · · · · · · · · · · · · · · · · · ·		0000 0000	0000 0000
1A1	RCREG	USART RE	24 (A Data	iej ele						0000 0000	0000 0000
វត្តា	COPR2L	Capit 19/Co	mpare PW	i Regieter2 (LSE)					TATE MAR	and noon
1Ch	CCPR2H	Castraco	rapare.PW	iftegete 2	MSE)	1		T		THEY THE	
10h	GCP2CON		<u> </u>	OCP2X	CCP2Y	CCF2%3	CCP2M2	00921/1	CCF2N0	00 0000	00 0000
161	ADRESH	A:D Result	Register Hi	10 5ya 1		r			1	TTES TORY	0000 0000
1Fa	ADCONE	A0091	AD 060	0402	0461	CH83		-	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented read as '0', - = reserved.

Shaded locations are unimplemented, read as 'C'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holoing register for the PC<12:5> whose contents are transferred to the upper byte of the program counter.

Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 Bits PSPIE and PSPIF are reserved on the 23-pin devices; always maintain these bits clear.

These registers can be addressed from any bank.
 PORTD PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
 PIR2<8> and PIE2<8> are reserved on these devices; always maintain these bits clear.

DS302928-page 15

^{© 1993} Microship Technology Inc.

IABLE	2-1: S	PECIAL	FUNCTION	JN KEGI	SIEK SU	INMART	(COM)	INVEV			
Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	Value on: POR, BOR	Value on all other resets (2)
Bank t											
30h ⁽⁴⁾	NOF	Actressing	this local or	uses conter	tts of FOR to a	iddress dala	memory (no	t a chysical	register	0000 0000	0000 0000
ŝin	OPTION_R Eg	RSFL	INTEDS	7005	TOGE	PSA	F92	n Ng	F 30	1111 1111	1111 1111
32n ⁽⁴⁾	PC_	Program Co	tgram Counter's (PC) Least Significant Byte								0000 0000
335141	STATUS	IRP.	RP1	RPO	5	PD	z	20	С	0001 1xxx	000q quuu
a	FSR	indirect dat	direct data memory address cointer								aan aaco
ish.	TRISA	- 1		11 1111	11 1111						
.6h	TRISE	P0:373 03	RT5 Data Direction Register							1111 1111	1111 1111
97b	TRISC	PORTC Da	ta Direction i	Register						1111 1111	1111 1111
26h ⁽⁶⁾	TRISE	PORTO Da	ta Direction i	Register						1111 1111	1111 1111
aghi6i	TRISE	EF	OBF	ISCV	POFNODE		PORTE	E Oala Cireo	tor Bite	0000 -111	0000 -111
A†1.4)	PCLA"H	-		- 1	Write Buffer	for the upper	5 bils of the	Program C	ounter	0 0000	0 0000
36r ¹⁴ 1	INTCON	G:E	PEE	TCIE	INTE	93/E	T0 =	INTE	25 °	0000 900x	0000 0000
301	PEI	259.E(3)	ADIE	RCIE	TX:E	SSPIE	COPTIE	EMR2IE	TVRIE	0000 0000	0000 0000
80h	PE2	-	(Ê)	_ ·	EE E	BCLIE	- 1	-	CCP2E	-I-0 00	-r-0 00
1967	PCON	-	-		-	-	- 1	PCR	BOR	99	
9Fn	-	Unimpierne	ried								_
\$Ch	-	Unimpierne	rted				191			-	-
218 1	GSFGDN2	GCEN	ACKSTAT	ACKET	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
921	PR2	Timer: Per	iod Register							1111 1111	1111 1111
73r	SSFADD	Synchrono	us Serial Por	t (l ² C mode)	Address Reg	isler			•	0000 0000	0000 0000
34h	SOFSTAT	SV5	CKE	DĀ	F	S	RW	UA .	55	0000 0000	0000 0000
95h 🐁	 _	Unimpierne	rited						50 - S	. – .	-
36h	-	Uolmpieme	rtei						1		
97h	-	Unimpleme	sted								
361	TXSTA	CSRC	TXE	TXEN	SYNC	-	5RGH	TRMT	TXSD	0000 -010	0000 -010
39h	SP5RG	Saud Rate	Gera ator R	egister			-			0000 0000	0000 0000
3AP	-	Unimplame	rtei			1				<u> </u>	-
186	-	Unimpient	h. Tradi							-	
ech	[Unimpieme	Hited							- 1	-
30h	-	Unimpierne	rtes						<u>.</u>	-	
361	ACRESL	AID Result	Register Los	a 57%						3333 2223	2002 2000
3Fn	ACCONT	ADFM		⁻	l –	FCFG3	PCFG2	POPEN	PCFG3	0000 0000	0 0000

SDECIAL EXINCTION DEGISTED SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented read as '0', r = reserved.Shadeo locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12.8> whose contents are transferred to the upper byte of the program counter. 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

3: Sits PSFIE and PSPIF are reserved on the 28-pin devices: always maintain these bits clear.

These registers can be addressed from any bank.
 PCRTD_PORTE_TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
 PIR2<8> and PIE2<8> are reserved on these devices; always maintain these bits clear.

DS302928-page 16

1999 Microchip Technology Inc.

IABLE	Z-1: 31	PECIAL	TUNCIR	JN REG	IS LEK SU	MIMART	(CON1	INVED/			
Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 2											
10En(4)	INDE	Addressing	this location	Laes conter	ts of FSR to a	idoreas data i	леттоту (по	t a physical i	163'8787'	6020 0000	2000 2200
1011	TMRC	Timer2 mod	lule s registe		XXXX XXXX	<i>1000 10</i> 20					
1054(4)	PC_	Fragram Co	uniera (PC)	Least Signi	ficant Syse					0000 0000	0000 0000
1621(4)	STATUS	ir.P	RP1	3,20	-0	PD	z	00	c	0001 1zzz	00 0 ໘ ຊາມນະ
10.45(4)	FOR	inclinect data	s memory as	sacese pointe	er					XXXX ZZZZ	נונונו נונטט
105h	-	Uningene	ried							-	·
1061	PORTE	FORTE Dat	a Lalen whe	n witten Pi	ORTE pins with	er read				YTTE REAL	מענע עעעט
1074	_	Uningene	rie 1	•						-	-
1065		Unimpierne	ried				1.1.1			_	-
1091		Unimpierne	rtea							-	ŧ
10A-1(1.4)	PG_ATH		-	-	white Buffet	0 0000	0 0000				
1080 ⁽⁴⁾	INTCON	GE	PEE	TCRE	INTE	REIE	TOIF	INTE	REIF	0000 000z	0000 000u
10Ch	EEDATA	EEPRCV d	ata register		*					1214 7222	<i>4000</i> 8000
10Df:	EEACR	EEPROV 3	ddress (eg.s	iler						XXXX XXXX	
10En	EEDAT+	-	- EEPRON data register high byte								anan mana
10F):	BEADRH		_	<u> </u>	EEFROM 3	idreas regiete	r nigh byle			XXXX 117X	anaa maaa
Валк З											
16Ca ⁽⁴⁾	IND-7	Addressing	this location	uses conte	nts of FSR to a	address d <i>a</i> ta :	memory (oc	t a physical	register)	0000 0000	0000 0000
1615	OPTION_R EG	Rafj	INTEDG	TOOS	TOSE	PSA	P52	> \$1	P-30	1111 1111	1111 1111
1879(4)	PG_	Fragram Co	uniers (FC	Least Sig	nfibant Byle	•	·		•	0000 0000	0000 0000
183.0(4)	OTATUS	IEP	RP1	320	-0	PD	z	BC	÷ (0001 1222	ooog quuu
18.1.4	F93	indirect dat	a memory a	carese coint	+ er					XXXX 2222	נטטע עשטט
1855	_	Unscolente	eted							-	·
1861	TRISE	FORT5 Ca	a Direction I	Register						1111 1111	1111 1111
1871		Unimpieme	riel						· .		- 1
1867	_	Unimpieme	Unimplemented								-
1895		Unimplemented								_	
16An ^(1,4)	PC_ATH	-	-	_	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0000
18E 1 ⁽⁴⁾	INTCON	G-E	PEE	TOIE	INTE	R6IE		NTF	RBIF	0000 000x	5000 866u
1801	EECON:	EEPG0		-	-	WRERR	WREN	WB	₹Ď	z x000	z 1000
18Dr	EECON2	EEPROM O	onito regist	er2 (not a pl	vsidal regista	ţ					
18En	_	Reserved	naintain clea	i ·		•	11 11			0000 0000	0000 0000
tarr:	-	Reserved a	naintain clea	F			18 A.			0000 0000	0000 0000

SOFCIAL FUNCTION DECISTED SUMMARY /CONTINUED -----

Legend: z = unknown, u = unchanged, g = value depends on condition, - = unimplemented read as 'D', r = reserved. Shaded locations are unimplemented, read as 'C'. Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<123> whose

contents are transferred to the upper byte of the program counter. 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIE are reserved on the 25-pin devices: always maintain these bits clear.

4: These registers can be addressed from any bank.

PORTD, PORTE, TRSD, and TRSE are not providely implemented on the 28-pin devices, read as 'C'.
 PIR2<8> and PIE2<8> are reserved on these devices: always maintain these bits clear.

© 1999 Microship Technology Inc.

DS332928-page 17

3.0 I/O PORTS

Some plins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual. (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKi pin. The RA4/T0CKi pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, these pins are t	:01-
	figured as analog inputs and read as '0	۲.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

ECE	status, rpo	;
ECF	STATUS, RP1	, Banko
CLPF	PORTA	; Initialize FORTA by
		; clearing output
		; data latches
BSF	STATUS, RPO	; Select Bank 1
NOVLW	0x06	, Configure all pins
NOVEF	ADCON1	; as digital inputs
MOVEN	OXCF	; Value used to
		; initialize data
		; direction
MOVWE	TRIGA	; Get RA<3:0> as imputs
		; RA<5:4> as cutputs
		<pre>/ TRISE<7:6> are always</pre>
		; read as '0'.

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS



FIGURE 3-2: BLOCK DIAGRAM OF RA4: TOCK! PIN



© 1999 Microchip Technology Inc.

DS302925-page 29

ABLE 3-1:	POI	RIA FUI		N.5					<u> </u>		
Name	E	3it# B	uffer				F(Incuon			
		жi0	TTL	Input/our	tout or a	nalog inpl	it				
PANANI		bit 1	πL	Input/ou	tout or a	nalog inpl	<u></u>				
PATIAN7		bit2	π	input/ou	tout or a	nalog inpi	.st		. <u> </u>	·	
RASIANS/V	PEF	bit3	ΤīL	input/ou	rtout or a	nalog inp	ut or VREF				
RAATOCKI		bit4	ST	Input/ou Output i	ricut or e is open d	ixternal cli frain type	ock input f	or Timer0			
FAR/55/AN	10	bHS	TTL.	input/or	itigut or a	slave selei	ct input for	synchron	ious seria	port or ana	
Legend T	TL = TTL	input. ST	= Schr	nitt Triggi	er input						
TABLE 3-3	Z; SU	MMAR	(OF F	EGISTI	ERS AS	SOCIAT	ED MILL				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
	BOBYA	╺╁════		845	Rad	RA3	RA2	RA1	R40	0x 0000	01 0000
05h	PURIA		+=-	DORTA	Date Di	rection Re		L	<u>}</u>	11 1311	11 1111
65h	TRISA		└──	FORM	T	DCE23	PCEG2	PCEG1	PCFG0	0- 0000	0000

ADCON1 ADFM - - PCFG3 PCFG2 PCFG1 PCFG0 --0-9Fh Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

When using the SSP module in SPI elave mode and SS enabled, the A/D converter must be set to one of the following modes where PCFG3:PCFG0 = 0100,0101, 011x, 1101; 1110, 1111. Note:

DS302926-page 30

© 1999 Microchip Technology Inc.

3.2 PORTB and the TRISB Register

PORT5 is an 3-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Three pins of PORTB are multiplexed with the Low Voltage Programming function: RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

Each of the PORTB pins has a weak internai pull-up. A single control bit can turn on all the pull-ups. This is performed by cleaning bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.



Four of PORTB's pins, RB7:RB4, have an interruct on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR et together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

When using Low Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIE.

A mismatch condition will continue to set flag bit RBIF. Reading PORTE will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

This interrupt on mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "*Implementing Wake-Up on Key* Stroke" (AN552).

RB0/INT is an external interrupt input oin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 12.10.1.

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



DS302925-page 31

Note:

^{© 1999} Microchip Technology Inc.

TABLE 3-3:	PORT	B FUNCTION	15						
Name	Bit#	Buffer	Function						
RBOINT	bitC	TTUST(1)	Input/output pin or external interrupt input. Internal software programmable weak pull-up.						
RBT	biti	ΠL	Input/output pin. Internal software programmable weak pull-up.						
RB2	bit2	TTL	Input/output pin. Internal software programmable weak puli-up.						
RB3/PGM	bit3	TTL	Input/output pin or programming pin in LVP mode. Internal software programmable weak pull-up.						
RB4	bit≏	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.						
RB5	b#5	Π	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.						
RB6/PGC	b/t6	TTL/ST ⁽²⁾	Inputioutput pin (with interrupt on change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming clock.						
RB7/PGD	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming data.						

Legend: TTL = TTL input, ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as the external internupt. 2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 3.4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	8it 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit Ö	Value on: POR, BOR	Value on all other resets
06n, 106h	PORTE	R57	RB6	RBC	R64	RB3	RB2	RB1	890	XXXX XXXX	nana mana
80h. 130h	TRISE	PORTE	PORTB Data Direction Register								1111 1111
91n, 181h	CPTION REG	URBR	INTEDG	TICS	TOSE	PSA	PS2	PS1	PSO	1111 1111	1111 1111

Legend: $x \neq$ unknown, $u \neq$ unchanged. Shaded cells are not used by PCRTB.

DS302928-page 32

© 1999 Microchip Technology Inc.

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresonding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 3-5), PORTC pins have Schmitt Trigger input buffers.

When the I²C module is enabled, the PORTC (3:4) pins can be configured with normal I²C levels or with SMBUS levels by using the CKE bit (SSPSTAT <6>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<0:2> RC<5:7>



FIGURE 3-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<3:4>



Peripheral OE (output enable) is only activated if peripheral select is active.

DS302928-page 23

⁴⁹⁹⁹ Microchip Technology Inc.

TABLE 3-5:	PORTC FUNCTIONS
------------	-----------------

Name	Bit≭	Buffer Type	Function
BC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SCO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK	bitô	ST	Input/output port pin or USART Asynchronous Transmit or Synchro- nous Clock
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive or Synchro-

Legend: ST = Schmitt Trigger input

TABLE 3-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RCO	XXXX XXXX	aaaa oooo
87h	TRISC	PORTC	Data Dir	ection Re		1111 1111	1111 1111				

Legend: x = unknown, u = unchanged.

DS302928-page 34

© 1999 Micrachip Technology Inc.

3.4 PORTD and TRISD Registers

This section is not applicable to the PIC16F873 or PIC16F876.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 3-7: PORTD BLOCK DIAGRAM (IN VO PORT MODE)



Name	Bit≠	Buffer Type	Function	
RD0/PSP0	bitO	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0	
RD1/PSP1	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit?	
RD2/PSP2	bit2	STATE(")	Input/output cort pin or parallel slave port bit2	
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3	
RD4/PSP4	bit4	STATL(!)	Input/output port pin or parallel slave port bit4	
RD5/PSP5	bit5	ទាភាជ ^{(អ}	Input/output port pin or parallel slave port bit5	
RD6/PSP6	bit6	STATL ⁽¹⁾	Input/output cort pin or paralle, slave port bits	
RD7/PSP7	bit7	STATL ^(I)	Input/output port pin or paralle, slave port bit?	

TABLE 3-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffere are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 3-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
78h	PORTD	RD7	RDƏ	805	R04	RD2	RD2	RD1	RÓC	XXXX XXXX	2000 2000
98h	TRISD	FORTD Data Direction Register 1111 1111 1111 1111									
39h	TRISE	ISF	O8≓	IBOV	PSPMODE	-	PORTE	Data Direc	tion Bits	0000 -111	0000 -111
Legend: x = unknown, u = unchanged, ~ = unimplemented read as '0'. Shaded cells are not used by PORTD.											

DS302928-page 25

ISS3 Morschip Technology (no.)

3.5 PORTE and TRISE Register

This section is not applicable to the PIC16F873 or PIC16F876.

PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (bins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.

Register 3-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs.

REGISTER 3-1: TRISE REGISTER (ADDRESS 89h)





R/W-1 R & 1 RAV-S R/W-0 8/W-0 U-0 R-C R-0 R = Readable bit Lit2 bit1 bitC IBCV PSPMODE _ 155 OBF W = Writable bit ЬbC bit? U = Unimplemented bit, read as '0' n= Value at POR reset Parailei Slave Port Status/Control Bits bit 7 : IBF: Input Baffer Full Status bit $\mathbf{I}=A$ word has been received and is waiting to be read by the CPU 0 = No word has been received OBF: Output Buffer Full Status pit bit Ö: 1 = The output buffer still holds a previously written word 0 = The output buffer has been read IBOV: Input Buffer Overflow Detect bit (in microprocessor mode) oit 5: 1 = A write occurred when a previously inout word has not been read (must be cleared in software) a = No overflow occurred PSPMODE: FaraBel Slave Fort Mode Select bit bit 4: 1 = Parallel slave port mode ≎ = General purpose ⊮C mode Unimplemented: Read as 'C' bit 3: PORTE Data Direction Bits Bit2: Direction Control bit for pin RE2/CS/AN7 hit 7: 1 ສາກອະຫ ○ ≠ Output Bit1: Direction Control bit for pin RE1/WR/ANC bit 1: 1 = Input ○ ≠ Output Bit0: Direction Control bit for pin RED/RD/ANS bit O: 1 = inout ⊙ = Output

DS302925-page 35

3: 1999 Microchip Technology Inc.

APPENDIX F

APPENDIX F

MICROCONTROLLER LANGUAGE

Microcontroller Language

```
#include <p16f877.inc>
```

		cblock	0x20	;start the	e general	purpose registers
		NumL				
		NumH				
		ende				
start the program	n					
		ORG	0x0000			
		GOTO	Initialis	e		
		ORG	0x0004		;set inte	rrupt
Initialise						
	clrf	PORTA	A Contraction of the second se			
	clrf	PORTE	3			
	clrf	PORTO	2			
	BANKS	SEL	ADCO	N1		;disable A/D conversion on start
	movlw	0x06				
	movwf	ADCO	N1		;initiate	AD conversion
	BANKS	SEL	PORTA	ł		
setPorts bcf	STATU	S, RPO	;select	bank 0		
	call	Init_AI	DC0	;initiali:	se A/D c	onversion
	bsf	STATU	J S, RP 0			
	bcf	STATU	JS, RP1	;select	oank 1	
	movlw	H'00'				
	movwf	TRISC		;set por	t C as ou	tput
	movlw	H'FF'		;set por	t B as inj	out from digital conversion
	bcf	STATU	JS, RPO	;clear b	ank 0	
Main						
	btfsc	PORTE	3, 0			
	call	temp				

Main goto Init_ADC0 ;set for AN0 movlw b'01000001' ;select port A as pin 0 ;set the ADCON1 movwf ADCON1 moviw b'00000000' ;enable A/D conversion movwf ADCON1 BANKSEL ADCON0 Return Init_ADC1 ;set for AN1 ;select port A as pin 1 movlw b'01001001' movwf ADCON0 ;set the ADCON1 BANKSEL ADCON1 moviw b'0000000' ;enable A/D conversion movwf ADCON1 BANKSEL ADCON0 Return Read_ADC ADCON0, GO_DONE ;initiate the A/D bsf ADCON0, GO_DONE btfsc goto \$-1 ;wait for ADC to finish ADRESH,W movf movwf PORTC return temp call Init_ADC0 call Read_ADC

end

return