## PC-BASED BLOOD PRESSURE AND PULSE RATE MONITORING SYSTEM

By

## LAWRENCE VANDER SLOTT

## DISSERTATION

Submitted to the Electrical & Electronics Engineering Programme in Partial Fulfillment of the Requirements for the Degree Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

> Universiti Teknologi Petronas Bandar Seri Iskandar 31750 Tronoh Perak Darul Ridzuan

© Copyright 2007 by Lawrence Vander Slott, 2007

## **CERTIFICATION OF APPROVAL**

## PC-BASED BLOOD PRESSURE AND PULSE RATE MONITORING SYSTEM

by

Lawrence Vander Slott

A project dissertation submitted to the Electrical & Electronics Engineering Programme Universiti Teknologi PETRONAS in partial fulfilment of the requirement for the Bachelor of Engineering (Hons) (Electrical & Electronics Engineering)

Approved:

0/6: Sofen falm

Dr. Nazir Ahmed Arian Project Supervisor

UNIVERSITI TEKNOLOGI PETRONAS TRONOH, PERAK

June 2007

# **CERTIFICATION OF ORIGINALITY**

This is to certify that I am responsible for the work submitted in this project, that the original work is my own except as specified in the references and acknowledgements, and that the original work contained herein have not been undertaken or done by unspecified sources or persons.

Lawrence Vander Slott

## ACKNOWLEDGEMENTS

I wish to express my heartfelt thanks to my supervisor, Dr. Nazir Ahmed for his valuable support and guidance throughout the Final Year Project. No forgetting the whole FYP Committee who has helped and guided the students through this one year FYP process.

My grateful thanks also goes out to the entire EE community including lecturers and staff for their assistance in the labs during the conducting of this project. Not forgetting Miss Siti Hawa for her invaluable experience and insightful assistance in completing this project. Without all this help and assistance this Final Year Project would never have taken of the air.

I am also grateful to my fellow course mates who are never reluctant to share in their expertise be it circuit design or programming. Their assistance has been a very valuable part in the progress of this project.

Finally I would like to thanks all parties involved directly and indirectly in this Final Year Project and I would like to express my gratitude to Universiti Teknologi Petronas in developing me to be a well rounded engineer.

Thank you.

### ABSTRACT

This report describes the application of the biomedical theory and communication theory. This project "PC Based Blood Pressure and Pulse Rate Monitoring System" is proposed as it can take the place of the conventional blood pressure monitoring systems that are currently available in the market (example: the mercury tube blood pressure monitors and electronic blood pressure monitors). The traditional method of measuring blood pressure using the mercury tube and stethoscope requires an individual who is skillful in order to get accurate measurements. The electronic blood pressure monitor makes this task much easier as a person only needs to place it on the arm and activate it. No expert personnel are needed. This project would be an update of the electronic blood pressure monitor as it would be controlled by the Personal Computer. The Personal Computer (PC) is chosen as the base platform for this project because the majority of people have PC's. A LabVIEW software interface will be used to display the readings and control the blood pressure monitor. The readings are sent to the PC from the blood pressure monitor unit via the PC Serial Port.

## **TABLE OF CONTENTS**

ABSTRACT .	•	•	•	•	•	•	٠	•	i
TABLE OF CONTENTS	•		•	•	•		•	•	ü
LIST OF FIGURES	•	•	•	•	•	•	•	•	üí
LIST OF TABLES	•	•	•	•	•	•	•	•	iv
CHAPTER 1:	INTRO	DUCTIO	DN	•	•		•	•	1
	1.1 Proj	ect Backg	ground	•	•		•	•	1
	1.2 Proj	ect layou	t	•	•	•		-	1
	1.3 Prob	lem State	ement	•	•	٠	•	•	2
	1.4 Sign	ificance	of Project	i.	•	•	•	•	3
CHAPTER 2:	LITER	ATURE	REVIEV	v	•		•	•	4
	2.1 Me	asuremen	it Concep	t	•	•	•	•	4
	2.2 Osci	illometric	: Measure	ement	•	•	•	•	5
CHAPTER 3:	SYSTE	M DESI	GN	•	•			•	7
	3.1 Intro	oduction		•	-				7
	3.1.1	Blood Pr	essure Sei	nsor Mod	hule.			•	8
		3.1.1-a	Inflatable	Cuff and	l Rubber	Bulb			8
		3.1.1-b	Pressure	Sensor					8
		<b>3.1.1-с</b> .	Pre-Ampl	lifier	•				10
	3.1.2	Analog to	) Digital (	Converte	r Module	· -			13
		3.1.2-a l	ntroducti	on to And	alog to D	igital Col	nversion		13
		3.1.2-b P	IC16F87	7A as An	alog to L	oigital co	nverter		13
		3.1.	2-b-i PIC	16F877A	Pin-Out	Descript	tion	•	14
	3.1.3	PC-Seria	l Port an	d Graphi	cal User	Interface	Module	•	15
		3.1.3 <b>-</b> a	Serial Po	rt		•	-		15
		3.1	.3-a-i In	troductio	n		•		15
		3.1	.3-a-ii Se	erial Port	Hardwa	re Prope	rties		16
		3.1.3-b	Graphica	al User In	uterface		•	•	18
	3.1.4 E	xplanatio	n on how	system w	vorks				20
CHAPTER 4:	RESU	LTS ANI	D DISCU	SSION	•	•			22
CONCLUSION & REC	OMME	NDATIO	DNS	•	•	•		•	34
<b>REFERENCES</b> .	•	•		•		•			35

#### LIST OF FIGURES

- Figure 1: Project block diagram
- Figure 2: Standard Blood Pressure Measurement Setup
- Figure 3: 5 Phases of Korotkoff Sounds
- Figure 4: Oscillation of signal obtained from the inflatable cuff.
- Figure 5: Project Divided into 3 Modules
- Figure 6: Motorola MPX50GP Pressure Sensor
- Figure 7: Motorola MPX50GP Pressure Sensor Dimensions
- Figure 8: Uncompensated Pressure Sensor Schematic
- Figure 9: Pin layout of AD620
- Figure 10: Block diagram for Blood Pressure Sensor Module
- Figure 11: PIC16F877A Connection Diagram
- Figure 12: Internal View of MAX232 Chip
- Figure 13: Pin Layout of MAX232 Chip
- Figure 14: DB-25 Serial Port
- Figure 15: DB 9 Serial Port
- Figure 16: DB 9 Male connector fitted on PC
- Figure 17: DB 9 Female connector, found on plug to be connected to PC
- Figure 18: Typical Oscillometric Method waveform; points of where pulses should be measured are indicated.
- Figure 19: Process Flow Diagram of how the system works
- Figure 20: Pressure sensor and instrumentation amplifier module
- Figure 21: Schematic Diagram of ADC
- Figure 22: Peak Detector.vi (Source: www.ni.com)
- Figure 23: Voltage output versus pressure differential for the Motorola MPX50GP Pressure Sensor
- Figure 24: Sub-VI to convert the voltage value to mmHg pressure.
- Figure 25: Front Panel showing Systolic Pressure, Diastolic Pressure and Pulse Rate.

## LIST OF TABLES

**Table 1:** Pin Configuration**Table 2:** PIC16F877A Pin-Out

 Table 3: DB 9 Serial Port Pin Functions

Table 4: Comparison of Voltage values between Laboratory Power Supply and Hyper

Terminal

Table 5: Settings for VISA Serial

Table 6: Value of voltage obtained when testing 3 different subjects

## CHAPTER 1 INTRODUCTION

### 1.1 Project Background

The PC-Based Blood Pressure and Pulse Rate Monitoring System utilizes the personal computer to monitor blood pressure and pulse rate. The system is interfaced to the PC through the serial port to monitor the blood pressure and pulse rate. The pressure sensor senses these parameters and produces an analog voltage level that is amplified and digitized before the computer is able to read it.

An interface circuit is designed in order to convert the analog voltage produced by the pressure sensor to digital data using a PIC in order to allow the data to be read from the serial port. The analog to digital converter will be connected to the personal computer via the serial port.

The task of the personal computer is now to acquire the digital signals that are obtained from the serial port. The programming language that is being used in this project is LabVIEW.

#### 1.2 Project Layout

Figure 1 shows the block diagram of the system. How the system works is the inflatable cuff is first attached to a persons arm. It is then inflated to a level above the systolic pressure so as to obstruct the movement of blood in the artery. The second tube from the inflatable cuff is attached to the nozzle of the pressure sensor. As the air is slowly released from the inflatable cuff, the pressure sensor gives a differential output voltage reading. Because the output of the pressure sensor is fairly small, it is therefore amplified by an amplifier to increase it to a legible level for processing.

1

After that, the signal is sent to an Analog to Digital Converter to enable the personal computer to acquire the data via serial port (RS232) to be processed and displayed on the monitor the parameters of systolic pressure, diastolic pressure and pulse rate.



Figure 1: Project block diagram

#### 1.3 Problem Statement

The idea of using a personal computer comes from the fact that most people own computers nowadays and it would reduce the hassle of specially going to a medical center to carry out blood pressure monitoring. The relevance of monitoring blood pressure from home is because the very act of going to a medical center can increase blood pressure as it involves various activities such as driving or walking. Some people also become nervous when they enter a medical center. This is called "White Coat Syndrome". This means that blood pressure measured is unusually high in the

medical center but normal at other times [4]. The comforts of home where the mood is relaxed would be the ideal place to monitor ones blood pressure.

The design of the PC-Based Blood Pressure and Pulse Rate Monitoring System will also be a more cost effective alternative to Digital Blood Pressure Monitors as the product only involves buying of the necessary hardware components that will be interfaced to the PC by serial port. The system will be controlled and readings displayed using a programming language. As compared to a Digital Blood Pressure Monitor, costs are lower. The Digital Blood Pressure Monitor contains a small microprocessor that will carry out all the necessary calculations and readings. The costs are also elevated due to engineering costs.

### 1.4 Significance of Project

Blood pressure is deemed to be high when the Systolic pressure is or above 140 mm Hg and the Diastolic pressure is or above 90 mm Hg (140/90). When blood pressure increases, there is an indication that the blood flow is blocked in some way. High blood pressure has a direct link with the increase of risk for coronary heart disease (will lead to a heart attack) and also stroke when presented with other risk factors. Elevated blood pressure levels have also been known to cause kidney disease. Very often people are unaware they are suffering from it until they start suffering the side effects. This is one of the reasons why high blood pressure is called the "silent killer" [10]. It is very important for people above the age of 35 to get regular blood pressure check ups.

If detected early, hypertension can often be reversed through diet, exercise, and pharmaceuticals. This reduces the likelihood of catastrophic disease, hospitalization, and death. The most ideal scenario is to have everyone own their own personal blood pressure monitor at home to keep track of blood pressure levels.

3

# CHAPTER 2 LITERATURE REVIEW

#### 2.1 Measurement Concept

A medical practitioner measures blood pressure by first pumping air into the inflatable arm cuff to a level that is above the systolic level so blood flow in the artery will stop momentarily. He then uses his stethoscope and listens to the movement of blood in the patients arm. At this pressure, he hears nothing as blood is unable to move. Pressure is then slowly released, and when it reaches a certain pressure, blood begins to flow and the doctor will hear a "tapping" sound in time with the heart beat. This is the *systolic pressure*. As the pressure is further released, the "tapping" sound slowly fades away before becoming louder again and completely disappearing. The pressure at which the sound disappears is the *diastolic pressure*. The sounds heard while measuring blood pressure are called the Korotkoff sounds.



Figure 2: Standard Blood Pressure Measurement Setup. Source: http://www.medphys.ucl.ac.uk



Figure 3: 5 Phases of Korotkoff Sounds. Source: http://www.medphys.ucl.ac.uk

#### 2.2 Oscillometric Measurement

The method to perform measurement for this system is by using the "Oscillometric" method. The term "oscillometric" refers to any measurement of the oscillations caused by the arterial pressure pulse. The air is pumped into the cuff to a value above the systolic pressure. The basic principle behind the Oscillometric Method is the measurement of the amplitude of the change in pressure as the cuff is deflated from the value above the systolic pressure. Amplitude suddenly grows larger as pulse suddenly breaks through its obstruction. The pressure at this moment is very close to the systolic pressure. As the cuff pressure is further reduced, there is a great increase in pulse amplitude where it reaches a maximum value and then would quickly diminish. The diastolic pressure is taken when the peak starts to diminish. The systolic blood pressure and diastolic blood pressure are obtained by identifying the region where there is rapid increase then decrease in the amplitude of the pulses. To sum up, the systolic pressure will be the pressure at which the pulses start to disappear [1] [2].



Figure 4: Oscillation of signal obtained from the inflatable cuff [2].

# CHAPTER 3 SYSTEM DESIGN

### 3.1 Introduction

The overall design for the "PC Based Blood Pressure and Pulse Rate Monitoring System" is broken up into 3 modules.

- Module 1: <u>Blood Pressure Sensor Module</u> Main hardware comprising of inflatable cuff, rubber bulb, pressure sensor and instrumentation amplifier.
- II. Module 2: <u>Analog to Digital Converter Module</u> Consists of the PIC 16F877A which will be used as an Analog to Digital Converter and is connected to the serial port (RS232 D-Type 9 pin).
- III. Module 3: Graphical User Interface Module

Consists of the Serial Port interface and the programming language where the readings that have been obtained from the pressure sensor will be displayed on the monitor.

The system is broken up into several modules in order to simplify the order of the system development work. Figure 5 shows the block diagram of the project divided up into 3 modules.



Figure 5: Project Divided into 3 Modules

#### 3.1.1 Blood Pressure Sensor Module

## 3.1.1-a Inflatable Cuff and Rubber Bulb

The inflatable cuff is used to restrict blood flow for blood pressure measurement. The cuff is placed around the upper arm, around the height of the heart. The inflatable cuff is filled with air by using the rubber bulb attached to it. The cuff is filled with air until the artery is completely occluded. Air is then slowly released from the cuff via the valve on the rubber bulb. The second tube on the inflatable cuff is attached to the pressure sensor.

#### 3.1.1-b Pressure Sensor

The pressure sensor chosen for this project is a Motorola MPX50GP. This pressure sensor is a silicon piezoresistive pressure sensor that provides accurate and linear voltage outputs that are proportional to the pressure applied. How this works is when pressure is applied to the piezoresistive material, it either stretches or compresses. When the piezoresistive material becomes deformed, it generates electrical charges with one face becoming negatively charged and the other face becoming positively charged. The net charge q on a surface is proportional to the amount x by which the charges have been displaced given by the equation q = kx = SF, where F is the applied force, k is a constant and S a constant termed the charge sensitivity. The voltage induced is proportional to the applied pressure [6]. A tube from the cuff is attached to the nozzle of the pressure sensor. This way, the changes in pressure in the cuff will be directly proportional to the output voltage from the pressure sensor.



Figure 6: Motorola MPX50GP Pressure Sensor



Figure 7: Motorola MPX50GP Pressure Sensor Dimensions [6]



Figure 8: Uncompensated Pressure Sensor Schematic [6]

PIN NUMBER			
1	Gnd	3	VS
2	+V <sub>out</sub>	4	-V <sub>out</sub>

Table 1: Pin Configuration

## 3.1.1-c Pre-Amplifier.

The pressure sensor that is being used produces a very low voltage (18mV to 60mV), so the signal needs to be amplified for legible readings. An instrumentation amplifier is the best type of amplifier to be used for signal processing application. An instrumentation amplifier is a type of differential amplifier that is specially designed to have characteristics suitable for measurement and test equipment. Among the characteristics are low DC offset, low noise, high open loop gain, and high input impedance.

Instrumentation amplifiers can be made using the traditional 2 or 3 op amp design or using a single dedicated designed amplifier. The amplifier chosen for the project is a single dedicated IC chip from Analog Devices. The reason why a single dedicated IC amplifier is chosen is because it gives a clean and low error signal which is important for obtaining a proper value. The model chosen is the AD620 Instrumentation Amplifier from Analog Devices. This amplifier is a high accuracy instrumentation amplifier that requires only one external resistor to set gains of 1 to 10,000 [11]. G here in this context refers to "gain" or the amplification value of the amplifier. The term gain refers to the value of the output voltage/input voltage ratio. Gain does not have any unit of measurement.  $R_G$  refers to the "gain resistor". This resistor is used to determine the gain of the amplifier by the equation:

$$G = \frac{49.4k\Omega}{R_G} + 1$$

For a specific value of Gain or G, the value of the gain resistor can be determined by the equation:

$$R_G = \frac{49.4k\Omega}{G-1}$$

11





Figure 9: Pin layout of AD620 [7]



Figure 10: Block diagram for Blood Pressure Sensor Module

## 3.1.2 Analog-to-Digital Converter Module

## 3.1.2-a Introduction to Analog to Digital Conversion

Real world signals outside the computer exist in an analog form. A computer is not able to read these analog values and must therefore be converted into digital or binary form that consists of "0" and "1". An analog to Digital Converter (ADC) converts the analog voltage value to a digital number. The output of an ADC is a quantized representation of the original analog signal. Quantization refers to the process of approximating a range of values to a finite set of values, or in other words to round off the value. Quantization error is an inaccuracy that can occur as a result of this.

Resolutions define the number of possible analog to digital converter output states. For an 8 bit converter, there are a total of 256 possible states (0 to 255). The higher the resolution an ADC has the less quantization error occurs because the range of values are divided into smaller steps.

#### 3.1.2-b PIC16F877A as Analog to Digital converter

The PIC16F877A is a powerful microcontroller that can be used for many purposes. The PIC16F877A has a large program memory for storing written programs and it can be cleared more than once. These features make it an ideal tool for system development. The PIC also has an EEPROM data memory that is used for storing data that must not be lost if there is a sudden interruption of the supply. Other features include RAM, free run timer and CPU. RAM is the data memory used during execution of a program while the CPU plays an important role of coordinating work of other blocks an also executes the users program.



Figure 11: PIC16F877A Connection Diagram [5]

The microcontroller can perform a lot of applications and one of them is analog to digital conversion. The ADC is used to convert analog data to digital data so it can be fed into the computer. Several steps need to be taken in order to setup the microcontroller as an ADC. First the I/O pins that will be used for the analog to digital conversion need to be configured as analog inputs. The next step is to select the channels for conversion and the modules are configured and enabled. A delay for acquisition time is provided after which the conversion is initiated. Once conversion is completed, the output signal can be read.

## 3.1.2-b-i PIC16F877A Pin-Out Description

The PIC16F877A has a total of 40 pins. There are a few different configurations such as PDIP (Plastic Dual In-line Package), TQFP (Thin Quad Flat Pack), MQFP (Metric Quad Flat Pack) and PLCC (Plastic Leaded Chip Carrier). For the project, the 40 pin PDIP version will be used. The table below shows the descriptions of the pins for the 16F877A.

PIN NAME PIN NUMBER		DESCRIPTION			
OSC1/CLKIN	13	Oscillator crystal or external clock			
		input			
OSC2/CLKOUT	14	Oscillator crystal or clock output.			

		Connects to crystal or resonator in
		crystal oscillator mode.
MCLR/VPP	1	Master Clear (Reset) input or
		Programming voltage input. This pin
		is an active low RESET to the device.
PORT A	2, 3, 4, 5, 6, 7	PORT A is a bidirectional I/O port.
PORT B	33, 34, 35, 36, 37, 38, 39,	PORT B is a bidirectional I/O port.
	40	PORT B can be software
		programmed for internal weak pull-
		up on all inputs
PORT C	15, 16, 17, 18, 23, 24, 25,	PORT C is a bidirectional I/O port.
	26	
PORT D	19, 20, 21, 22, 27, 28, 29,	PORT D is a bidirectional I/O port or
	30	parallel slave port when interfacing to
		a microprocessor bus.
PORT E	8, 9, 10	PORT E is a bidirectional I/O port.
VSS	12, 31	Ground reference for logic and I/O
		pins.
VDD	11, 32	Positive supply for logic and I/O pins.

Table 2: PIC16F877A Pin-Out [5]

#### 3.1.2-c MAX232 Chip

In order for data to be transmitted serially via the serial port, it is necessary to be able to communicate serially. The MAX232 is one of the chips contained in the family of line drivers and receivers that is intended for protocol EIA/TIA-232E communication interfaces. The MAX232 is especially useful to be used in low powered systems and power dissipation of less than  $5\mu$ W can be achieved [12].



Figure 12: Internal View of MAX232 Chip [12]

Figure 13: Pin Layout of MAX232 Chip [12]

#### 3.1.3 PC-Serial Port Interface and Graphical User Interface Module

3.1.3-a Serial Port

#### 3.1.3-a-i Introduction

Currently the most common used serial port for transmitting data and communication interfaces is the RS-232. It is found on almost all desktop systems. The serial port is harder to program compared to the parallel port but requires less hardware and wiring, thus cost is significantly reduced. In order to carry out communication using the serial port, only 3 data lines need to be used that is TxD (transmit data), RxD (receive data) and Ground (common ground). The reduced cost makes the serial port an excellent and effective method for data transmission [11].

The RS-232 connection to be used is the D-type 9 pin (DB 9) which is the most common. It was originally a 25 pin configuration (DB 25). But for simple standard communications, only pins 1 through to 8 and pin 20 are important. Thus IBM developed the D-type 9 pin configuration which is found on most computer systems.





### Figure 14: DB 25 Serial Port [11]

#### Figure 15: DB 9 Serial Port [11]

Serial data communication has a number of advantages compared to parallel data communication. The length of serial cables can be longer compared to parallel data cables without significant signal loss. The serial port transmits "1" as -3 to -25 volts and "0" as +3 to +25 volts. The parallel port transmits "0" as 0 volts and "1" as 5 volts. Thus the serial port has a maximum swing of 50 volts compared to the parallel port which has a maximum swing of only 5 volts. Microcontrollers (such as the PIC16F877A used in the project) have built in Serial Communication Interfaces (SCI) that is used to communicate. The use of serial communication greatly reduces the pin count for microprocessor units. Only two pins are used for data communication which is the TxD (Transmit Data) and RxD (Receive Data) pins compared to the use of 8 pins for an 8 bit parallel communication method.

#### 3.1.3-a-ii Serial Port Hardware Properties

There are two categories in which serial communication is split into, Data Communication Equipment (DCE) and Data Terminal Equipment (DTE). Data Communication Equipment refers to devices such as modems, adapters and plotters. Data Terminal Equipment refers to equipment like a computers and data terminals. The electrical specifications of serial ports are contained in the Electronics Industry Association (EIA) RS232 standard. The following are some of the parameters that are included:

- A "space" (logic 0) is between +3 volts and +25 volts.
- A "mark" (logic 1) is between -3 volts and -25 volts.
- The region between -3 volts and +3 volts is undefined.
- An open circuit voltage should never exceed 25 volts (in reference to GND).
- A short circuit current should not exceed 500 mA. The driver should be able to handle this without damage.

The serial port has two sizes which is the D-Type 25 pin connector and the D-Type 9 pin connector which come in male configuration on the back of the PC. The connector that is being used in the project is the D-Type 9 pin. Below is the description of the pins in the D-Type 9 pin serial port:

Pin No.	Pin Outs	Function
1	DCD	Data Carrier detect (This line is active when
		modem detects a carrier)
2	RXD	Receive Data (Serial data input)
3	TXD	Transmit Data (Serial data output)
4	DTR	Data Terminal Ready
5	GND	Signal ground
6	DSR	Data ready state (UART establishes a link)
7	RTS	Request to send (acknowledge to modem that
:		UART is ready to exchange data)
8	CTS	Clear to send (modem is ready to exchange
		data)
9	RI	Ring Indicator (Becomes active when
		modem detects ringing signal from PSTN)

Table 3: DB 9 Serial Port Pin Functions [11]



Figure 16: DB 9 Male connector fitted on PC [11]



Figure 17: DB 9 Female connector, found on plug to be connected to PC [11]

Although there are many data pins on the serial port, all of them are only necessary if communication between PC's or terminals need to take place involving continuous data transfer. For simple data transfers that involve just inputs and outputs of voltage values, only the said 3 pins; TxD, RxD and GND; are needed.

#### 3.1.3-b Graphical User Interface

The graphical user interface is the main system that the user will use to control the PC Based Blood Pressure and Pulse Rate Monitoring System. The developed system will display the Systolic and Diastolic blood pressure values as well as the pulse rate on the monitor for easy viewing. The author has opted to use LabVIEW as it is the ideal programming platform to be used for the project. LabVIEW will be used to read and interpret the input signal as well as work as the graphical interface that will be used to control the circuits. LabVIEW is a whole package as it does not need to be linked to any other software.

## 3.1.4 Explanation on how system works

The arm cuff is fitted to the user and is pumped. The LabVIEW software is then run, and air is slowly released from the arm cuff using the release valve. The voltage value from the pressure sensor is run through the instrumentation amplifier and is amplified. The signal is then sent to the ADC to be digitized. The signal will then be sent to the PC via RS-232 to be processed by LabVIEW. In LabVIEW, the signal is constantly monitored throughout the measurement process. As the cuff pressure is slowly released, the pulse would suddenly break out of its occlusion and would cause pulsations. The pressure at which the pulsations start to occur is the Systolic Pressure. The DC component voltage value would then be measured at that point and it will be used to calculate the pressure value in mmHg based on a set of calculations involving the voltage gain and the slope of the pressure sensors voltage-pressure characteristics. After the Systolic Pressure measurement, the pulsations would reach a peak and slowly diminish. The point at which the peak starts to diminish is the Diastolic Pressure. To be able to start measurements, a certain value of threshold voltage will be set. The amplitude of oscillations further reduces as air is further released. When the threshold voltage drops to below a certain value, it is monitored for a time interval of 2 seconds, and if it does not go above the value this would mean that it is below the threshold voltage value and the DC component signal can be measured according to the peak value using the same calculations as the Systolic Pressure. LabVIEW would then proceed to measure the pulse rate. The pulse rate is measured at this point because the oscillations are still strong and stable. LabVIEW would measure the number of peaks in the voltage value for a time interval of 5 seconds. The number of peaks would then be converted for a reading of 1 minute. All the values are then displayed on the monitor to be viewed by the user.

20



Figure 18: Typical Oscillometric Method waveform; points of where pulses should be measured are indicated [1].



Figure 19: Process Flow Diagram of how the system works

## **CHAPTER 4**

### **RESULTS AND DISCUSSIONS**

#### 4.1 Results

#### 4.1.1 Module 1: Blood Pressure Sensor Module

4.1.1-a Pressure Sensor and Instrumentation Amplifier.

The output of the Motorola MPX50GP pressure sensor gives a differential output in mV value. In order to get the right value to enable proper sampling, the voltage value needs to be amplified. The pressure sensor is supplied with 3 Volts DC voltage and GND.

The MPX50GP gives an output voltage reading of 18mV in idle condition where no pressure is applied. This reading is rather small and needs to be amplified to achieve legible readings. The value chosen for amplification is 100 to achieve readings between the ranges of approximately 2V to 4V.

To test if the value of a 100 chosen for the project is appropriate, some calculations are carried out using the equation below:

$$Pressure\_mmHg = \frac{DC\_Voltage}{100} \times 6251$$

6251 is the equation constant calculated from the slope of the pressure sensor and the kPa to mmHg conversion factor. (The calculations are shown in section 4.1.3-b).

Example: Using 125 mmHg as a base value

$$125 = \frac{DC\_Voltage}{100} \times 6251$$

 $DC_Voltage = 2.0V$ 

From the calculations obtained, the gain value of 100 satisfies the criteria. So the gain for the AD620 instrumentation Amplifier is chosen to be 100.

The Analog Devices AD620 Instrumentation Amplifier is given the task of amplifying the signal. The Instrumentation Amplifier is supplied with +/-5 Volts DC voltages. The amplification value is determined by the Gain Resistor (R<sub>G</sub>). In order to get the desired value, the equation below is used:

$$R_G = \frac{49.4k\Omega}{G-1}$$

To obtain a gain of 100, the calculations below are done:

$$R_G = \frac{49.4k\Omega}{100-1}$$
$$R_G = \frac{49.4k\Omega}{99}$$
$$R_G = 498.9\Omega$$

So in order to achieve a gain of at least100, a resistance of  $498.9\Omega$  needs to be applied. The Rg value chosen for the Instrumentation Amplifier from testing is chosen to be  $500\Omega$  as it gives the voltage gain that we need. Through real time testing using the Instrumentation Amplifier, the amplification value obtained is approximately 121 times. This value is still tolerable.

## Calculation of voltage with gain of 121

18 mV x 121 = 2.178 V

23 mV x 121 = 2.783 V



Figure 20: Pressure sensor and instrumentation amplifier module

## 4.1.2 Module 2: Analog to Digital Converter Module Results

In order for the PIC16F877A to be used as an ADC, it needs to be programmed first. The program used for the PIC is in appendix I. PIC C Compiler software is used to compile and create the hex file. Microchip MPLAB software is then used to download the program into the PIC16F877A using the programming board available in the lab. The software will set all the I/O ports of the microcontroller to perform analog to digital conversion corresponding to the program that has been designed.

Port AN0 is used as the input for the amplified analog signal that is obtained from the pressure sensor. The PIC is supplied with 5V nominal voltage and a 10MHz crystal

oscillator. The oscillator is used to supply a clock to the microcontroller in order for it to execute a program of instructions. The output for the ADC uses pin 25, which is the RC6/TX pin. As the ADC would be using the Serial Port (RS 232) to communicate with the PC, it is necessary to use the MAX 232 chip in order for it to function. This is because the Serial Port requires negative logic. The MAX 232 acts as a converter for the right voltage logic value. The MAX 232 is supplied with 5V nominal voltage and needs 4 external 1 $\mu$ F capacitors. The output from the MAX232 chip is connected to pin 2 on the RS232 DB 9 connector which corresponds to "Receive Data" on the PC side. The circuit for the ADC converter is as below:



Figure 21: Schematic Diagram of ADC

Tests were carried out on the ADC to ensure it functions correctly. Tests were carried out using Hyper Terminal Software available in Windows XP. Hyper Terminal is the ideal platform to test the ADC converter. Hyper Terminal is setup by setting 9600 baud rate, 8 data bits, No parity, 1 stop bit and Hardware flow control. The Com port associated with the serial port needs to be setup also, which is Com 3 for the computer that was used. Below are the results from testing the ADC with various voltage inputs from 2V to 5V with the digitized voltage reading shown on the Hyper Terminal interface.

Laboratory Power Supply	HyperTerminal Results
2.0 V	2.0034 V
2.5 V	2,5012 V
3.0 V	3.0107 V
3.5 V	3.5028 V
4.0 V	4.0019 V
4.5 V	4.5081 V
5.0 V	5.0000 V

**Table 4:** Comparison of Voltage values between Laboratory Power Supply andHyper Terminal

From the results obtained, it can be seen that the Analog to Digital Converter is working with fairly good accuracy and can be used for the project purposes. The values obtained in Hyper Terminal is rounded off to 4 decimal points.

As the method used is the Oscillometric method, the signal is sampled every 40 milliseconds in order to get an accurate reading. The resulting waveform is similar to an oscillatory signal, where the spikes for the Systolic and Diastolic are visible.

## 4.1.4 Module 3: Graphical User Interface Module

## 4.1.4-a LabVIEW Programming

## 4.1.4-a-i Reading voltage from Serial Port

To sample the signal that has been sent from the ADC to the Serial Port, the VISA virtual instrument is used. VISA in LabVIEW is a set of library functions that is used to communicate with GPIB, serial, VXI, and computer-based instruments. The first part is to accurately obtain the signal from the serial port and display it as a waveform chart. To use LabVIEW VISA, it first needs to be configured for the specific input source that is being used. For this project, the input is the Serial Port. So VISA Serial is used and it needs to be configured using the proper settings. Settings that need to be done are:

Setting Name	Configuration
VISA Resource	The COM Port that the serial port uses
	(example: COM 1, COM 2)
Baud Rate	9600
Data Bits	8
Parity	No Parity
Stop Bits	1
Flow Control	0

Table 5: Settings for VISA Serial

It is important that the settings done in VISA Serial match the settings for the Serial Port. The above stated configuration is used for the project data transfer. If any values do not match, LabVIEW will not detect the input signal.

The signal is then sent to the array function in order to get values in the proper order. The data values, in the case of this project the voltage values, are sorted into a row. The values are the read and plotted on a graph using the Graph function.

## 4.1.4-a-ii Peak Detector VI

The main function that will be used in the LabVIEW Programming will be the Peak Detector VI (virtual instrument) as the main scope of the project is to detect the amplitudes of the peaks of the oscillatory signal. The Peak Detector VI can be used to detect peaks or valleys, the amplitudes, widths of the signal, locations and also number of peaks or valleys that are present in a certain period or time. For the project, for the Systolic Calculation, the Peak Detector will be set to a certain voltage threshold and the peak that rises above the threshold will be evaluated. As for Diastolic Pressure measurement, the peaks below the threshold will be evaluated in order to determine the pressure value. For Pulse Rate, the *# found* function on the Peak Detector VI will be used to count the number of pulses that occurs in a time interval and it would be converted to pulse rate per minute.



Finds the location, amplitude, and second derivative of peaks or valleys in the input signal.

Figure 22: Peak Detector.vi (Source: www.ni.com)
### 4.1.4-b Determining the Threshold Voltage for the Systolic Pressure

In order to determine the proper threshold voltage to be set for the Peak Detector VI, the voltage value was measured manually. How this was done was to attach the pressure cuff to the pressure sensor and the instrumentation amplifier. The output from the instrumentation amplifier is then hooked up to the oscilloscope in order to see the changes in voltage value. As known from previous calculation and testing using the pressure sensor, in idle state the voltage value obtained is approximately 2.178 V amplified. The pressure cuff is pumped to obstruct the flow of blood in the artery. In order to measure, the air from the arm cuff is slowly released using the release value can be seen on the oscilloscope. The systolic pressure voltage value can be seen and the value can be used for setting the threshold voltage. In order for better accuracy, the system was tested on 3 different people in order to get a better picture of the value of the threshold voltage.

Subject	Voltage	
Person 1	2.35 Volts	
Person 2	2.51 Volts	
Person 3	2.44 Volts	

### Table 6: Value of voltage obtained when testing 3 different subjects

So, it can be seen that the value of voltage does not go below 2.3 Volts. So the threshold voltage can be set to 2.3 Volts, where it will only measure peaks that are above 2.3 volts for calculation.

### 4.1.4-c Calculation for Systolic and Diastolic Pressure

After the pulse has been sampled and the DC voltage value is obtained, the voltage value would go through a few calculations in order to obtain the correct pressure reading. In order to perform the calculations, the pressure-voltage slope value of the pressure sensor needs to be obtained. This is done by taking 2 points and calculating the slope value.



Figure 23: Voltage output versus pressure differential for the Motorola MPX50GP Pressure Sensor [6].

Points at 10 kPa and 50 kPa are chosen to calculate the slope. At 10 kPa, the voltage value is 30 mV and for 50 kPa it is 78 mV.

$$Slope = \frac{78mV - 30mV}{50kPa - 10kPa} = 1.2 \times 10^{-3} V / kPa$$

As calculated earlier, the gain of the amplifier is approximately 121. Because the output voltage versus the differential pressure slope is in mV, the voltage value needs to be divided again by the amplification value.

Sensor\_Voltage = 
$$\frac{Voltage\_after\_amplification}{Gain\_Value}$$

$$Sensor\_Voltage = \frac{Voltage\_after\_amplification}{121}$$

After that, the voltage value is divided by the slope value in order to obtain the pressure value in kPa.

$$kPa\_reading = \frac{Sensor\_Voltage}{Slope}$$
$$kPa\_reading = \frac{Sensor\_Voltage}{1.2 \times 10^{-3} V / kPa}$$

To convert the pressure from kPa to mmHg,

$$kPa\_to\_mmHg\_pressure = \frac{760mmHg}{101.325kPa} = 7.5006168 mmHg / kPa$$

So the readings in mmHg will be:

In order to obtain a reading in mmHg, the conversion value is divided by the slope

$$\frac{7.5006168 mmHg / kPa}{1.2 \times 10^{-3} V / kPa} = 6250.51 mmHg / V$$

To get the final value in mmHg, the voltage value is multiplied with the value obtained.

Sensor\_Voltage × 6250.51mmHg / V = Pressure\_mmHg



Figure 24: Sub-VI to convert the voltage value to mmHg pressure.

### 4.1.4-d Determining Pulse Rate Measurement

The Pulse Rate is chosen to be determined right after the Diastolic Pressure Measurement. The Pulse Rate is also determined using the Peak Detector. How this is done is for a time interval of 5 seconds, the number of oscillation peaks found is measured using the *# found* function. The numbers of peaks that are found are then calculated for a one minute interval to get the pulse rate per minute value.

### 4.1.4-e User Interface

The user interface for the project is to incorporate the readings of Systolic Pressure, Diastolic Pressure and Pulse Rate measurements for easy viewing. It also acts as the main interface between the user and the computer in terms of starting and stopping the program from running.



Figure 25: Front Panel showing Systolic Pressure, Diastolic Pressure and Pulse Rate.

### 4.2 Discussion

The hardware of the system comprising of the Pressure Sensor, Instrumentation Amplifier and the Analog-to-Digital Converter are working properly. However there are problems with the LabVIEW software in terms of the manipulation and processing of the signal. The system reads the signal well and the waveform can be seen as it is displayed on the graphical user interface. The problems that are present involve the processing to obtain the Systolic and Diastolic Pressure and also the Pulse Rate.

### **CHAPTER 5**

### **CONCLUSION AND RECOMMENDATIONS**

The PC Based Blood Pressure and Pulse Rate Monitor is believed to be a very useful device in order to assist people in carrying out measurement by themselves. It uses the PC which is found in most households. This would encourage people to monitor their health as it can be a hassle to go all the way to a medical practitioner for blood pressure monitoring. The system is based on the oscillometric method. The Oscillometric Method is the measurement of the amplitude of the change in pressure as the cuff is deflated from the value above the systolic pressure. Amplitude suddenly grows larger as pulse suddenly breaks through its obstruction. The pressure at this moment is very close to the systolic pressure. As the cuff pressure is further reduced, there is a great increase in pulse amplitude where it reaches a maximum value and then would quickly diminish. The diastolic pressure is taken when the peak starts to diminish. The systolic blood pressure and diastolic blood pressure are obtained by identifying the region where there is rapid increase the decrease in the amplitude of the pulses.

Recommendations that can be done for the project is to have a proper working model. The next student to take over this project should carry out some fine tuning and maybe change or redesign certain aspects of the hardware, as the initial groundwork has already been carried out. It is also recommended that a motorized pump be incorporated into the system so as to make it a fully automatic system. On the programming side of the project, the software can be changed to either Visual Basic or C++, depending on the suitability.

### References

- CS Chua and Siew Mun Hin, "Freescale Semiconductor Application Note AN1571: Digital Blood Pressure Meter", Freescale Semiconductor, 2005.
- [2] How Blood Pressure Is Measured, http://www.ehealthund.com/library/highbp/HBP\_measured.html.
- [3] Memo Romero, Raul Figueroa, and Chad Madden (2000). Pressure-Sensing Systems for Medical Devices. www.freescale.com/files/dsp/doc/reports\_presentations/MDDI.pdf
- [4] Barry Bittman, MD, "High Blood Pressure: a new twist on the white coat Syndrome", 1998-1999. <u>http://www.mind-body.org/hypertension.htm</u>
- [5] PIC16F87XA Data Sheet, Microchip Technology Inc, 2003.
- [6] Motorola MPX50 Series Data Sheet, Motorola Inc, 1997.
- [7] Analog Devices AD620 Data Sheet, Analog Devices Inc, 2004.
- [8] Jeffrey Travis, "LabVIEW for Everyone", Prentice-Hall, Upper Saddle River, New Jersey, USA, 2002.
- [9] Jeffrey Y. Beyon, "LabVIEW Programming, Data Acquisition and Analysis", Prentice-Hall, Upper Saddle River, New Jersey, USA, 2001.
- [10] National Institute on Aging, "High Blood Pressure", U.S. National Institutes of Health, USA, 2005. <u>http://www.niapublications.org/agepages/hiblood.asp</u>
- [11] Interfacing the Serial / RS232 Port http://wearcam.org/seatsale/programs/www.beyondlogic.org/serial/serial.htm
- [12] Max 232 Data Sheet, Texas Instruments Inc, 2004

## [13] Portable Digital Blood Pressure Monitor

http://www.people.cornell.edu/pages/ws62/

APPENDIX A

### PIC16F877A ANALOG TO DIGITAL CONVERTER PROGRAM







Detecting peaks using Peak Detector.VI



Mathematical Equations for Systolic and Diastolic Pressure Calculation



Using Peak Detector.VI to obtain pulse rate

APPENDIX C DATASHEETS



# 50 kPa Uncompensated Silicon Pressure Sensors

The MPX50 silicon piezoresistive pressure sensor provides a very accurate and linear voltage output — directly proportional to the applied pressure. This standard, low cost, uncompensated sensor permits manufacturers to design and add their own external temperature compensating and signal conditioning networks. Compensation techniques are simplified because of the predictability of Motorola's single element strain gauge design.

### Features

- Low Cost
- Patented Silicon Shear Stress Strain Gauge Design
- Ratiometric to Supply Voltage
- Easy to Use Chip Carrier Package Options
- 60 mV Span (Typ)
- Differential and Gauge Options
- ±0.25% (Max) Linearity

### **Application Examples**

- Air Movement Control
- Environmental Control Systems
- Level Indicators
- Leak Detection
- Medical Instrumentation
- Industrial Controls
- Pneumatic Control Systems
- Robotics

Figure 1 shows a schematic of the internal circuitry on the stand-alone pressure sensor chip.



Figure 1. Uncompensated Pressure Sensor Schematic

### **VOLTAGE OUTPUT versus APPLIED DIFFERENTIAL PRESSURE**

The differential voltage output of the X-ducer is directly proportional to the differential pressure applied.

The output voltage of the differential or gauge sensor increases with increasing pressure applied to the pressure side (P1) relative to the vacuum side (P2). Similarly, output voltage increases as increasing vacuum is applied to the vacuum side (P2) relative to the pressure side (P1).

Senseon and X-ducer are trademarks of Motorola, Inc.

REV 5





0 to 50 kPa (0-7.25 psi) 60 mV FULL SCALE SPAN (TYPICAL)



NOTE: Pin 1 is the notched pin.

PIN NUMBER										
1	Gnd	3	Vs							
2	+V <sub>out</sub>	4	-V <sub>out</sub>							



### MPN50 SERIES

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Overpressure <sup>(8)</sup> (P1 > P2)	Pmax	200	kPa
Burst Pressure <sup>(8)</sup> (P1 > P2)	Pburst	500	kPa
Storage Temperature	T <sub>stg</sub>	-40 to +125	°C
Operating Temperature	TA	-40 to +125	°C

### **OPERATING CHARACTERISTICS** ( $V_S = 3.0 \text{ Vdc}, T_A = 25^{\circ}\text{C}$ unless otherwise noted, P1 > P2)

Characteristic	Symbol	Min	Тур	Max	Unit	
Pressure Range <sup>(1)</sup>	POP	0	-	50	kPa	
Supply Voltage(2)	٧s	-	3.0	6.0	Vdc	
Supply Current	ło		6.0	1	mAdc	
Full Scale Span <sup>(3)</sup>	VFSS	45	60	90	mV	
Offset <sup>(4)</sup>	Voff	0	20	35	mV	
Sensitivity	Δ٧/ΔΡ	—	1.2		mV/kPa	
Linearity(5)		-0.25	-	0.25	%VFSS	
Pressure Hysteresis <sup>(5)</sup> (0 to 50 kPa)	-		± 0.1	· _	%VFSS	
Temperature Hysteresis <sup>(5)</sup> (– 40°C to +125°C)		_	±0.5	-	%VFSS	
Temperature Coefficient of Full Scale Span <sup>(5)</sup>	TCVFSS	0.22		-0.16	%V <sub>FSS</sub> /°C	
Temperature Coefficient of Offset(5)	TCVoff		± 15	—	μV/ºC	
Temperature Coefficient of Resistance(5)	TCR	0.21	—	0.27	%Z <sub>in</sub> /ºC	
Input Impedance	Zin	400	—	550	Ω	
Output Impedance	Zout	750	—	1800	Ω	
Response Time(6) (10% to 90%)	<sup>t</sup> R		1.0	—	ms	
Warm-Up		· ,	20		ms	
Offset Stability <sup>(9)</sup>		—	± 0.5		%VFSS	

### MECHANICAL CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Weight (Basic Element Case 344-15)	—	-	2.0		Grams
Common Mode Line Pressure(7)	_	-		690	kPa

NOTES:

- 1. 1.0 kPa (kiloPascal) equals 0.145 psi.
- 2. Device is ratiometric within this specified excitation range. Operating the device above the specified excitation range may induce additional error due to device self-heating.
- 3. Full Scale Span (V<sub>FSS</sub>) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
- Offset (V<sub>off</sub>) is defined as the output voltage at the minimum rated pressure.
- 5. Accuracy (error budget) consists of the following:
  - Linearity: Output deviation from a straight line relationship with pressure, using end point method, over the specified pressure range.
  - Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to and from the minimum or maximum operating temperature points, with zero differential pressure applied.
  - Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from the minimum or maximum rated pressure, at 25°C.
  - TcSpan: Output deviation at full rated pressure over the temperature range of 0 to 85°C, relative to 25°C.
  - TcOffset: Output deviation with minimum rated pressure applied, over the temperature range of 0 to 85°C, relative to 25°C.
  - TCR: Z<sub>in</sub> deviation with minimum rated pressure applied, over the temperature range of -40°C to +125°C, relative to 25°C.
- Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
- 7. Common mode pressures beyond specified may result in leakage at the case-to-lead interface.
- 8. Exposure beyond these limits may cause permanent damage or degradation to the device.
- 9. Offset stability is the product's output deviation when subjected to 1000 hours of Pulsed Pressure, Temperature Cycling with Bias Test.

### **TEMPERATURE COMPENSATION**

Figure 2 shows the typical output characteristics of the MPX50 series over temperature.

The X-ducer piezoresistive pressure sensor element is a semiconductor device which gives an electrical output signal proportional to the pressure applied to the device. This device uses a unique transverse voltage diffused semiconductor strain gauge which is sensitive to stresses produced in a thin silicon diaphragm by the applied pressure.

Because this strain gauge is an integral part of the silicon diaphragm, there are no temperature effects due to differences in the thermal expansion of the strain gauge and the diaphragm, as are often encountered in bonded strain gauge pressure sensors. However, the properties of the strain gauge itself are temperature dependent, requiring that the device be temperature compensated if it is to be used over an extensive temperature range.

Temperature compensation and offset calibration can be achieved rather simply with additional resistive components,

or by designing your system using the MPX2050 series sensors.

Several approaches to external temperature compensation over both -40 to +125°C and 0 to +80°C ranges are presented in Motorola Applications Note AN840.

### LINEARITY

Linearity refers to how well a transducer's output follows the equation:  $V_{out} = V_{off}$  + sensitivity x P over the operating pressure range (see Figure 3). There are two basic methods for calculating nonlinearity: (1) end point straight line fit or (2) a least squares best line fit. While a least squares fit gives the "best case" linearity error (lower numerical value), the calculations required are burdensome.

Conversely, an end point fit will give the "worst case" error (often more desirable in error budget calculations) and the calculations are more straightforward for the user. Motorola's specified pressure sensor linearities are based on the end point straight line method measured at the midrange pressure.



Figure 2. Output versus Pressure Differential

Figure 3. Linearity Specification Comparison



Figure 4. Cross-Sectional Diagram (not to scale)

Figure 4 illustrates the differential or gauge configuration in the basic chip carrier (Case 344–15). A silicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the silicon diaphragm.

The MPX50 series pressure sensor operating characteris-

tics and internal reliability and qualification tests are based on use of dry air as the pressure media. Media other than dry air may have adverse effects on sensor performance and long term reliability. Contact the factory for information regarding media compatibility in your application.

### **MPX50 SERIES**

### PRESSURE (P1)/VACUUM (P2) SIDE IDENTIFICATION TABLE

Motorola designates the two sides of the pressure sensor as the Pressure (P1) side and the Vacuum (P2) side. The Pressure (P1) side is the side containing silicone gel which isolates the die from the environment. The Motorola MPX pressure sensor is designed to operate with positive differential pressure applied, P1 > P2.

The Pressure (P1) side may be identified by using the table below:

Part Number	Case Type	Pressure (P1) Side Identifier
MPX50D	34415	Stainless Steel Cap
MPX50DP	344C-01	Side with Part Marking
MPX50GP	344B-01	Side with Port Attached
MPX50GVP	344D-01	Stainless Steel Cap
MPX50GS	344E01	Side with Port Attached
MPX50GVS	344A-01	Stainless Steel Cap
MPX50GSX	344F01	Side with Port Attached
MPX50GVSX	344G-01	Stainless Steel Cap

### **ORDERING INFORMATION**

MPX50 series pressure sensors are available in differential and gauge configurations. Devices are available with basic element package or with pressure port fittings which provide printed circuit board mounting ease and barbed hose pressure connections.

			MP)	( Series
Device Type	Ivice Type         Options           Element         Differential         Case           d Elements         Differential         Case           Gauge         Case         Gauge           Gauge Vacuum         Case         Gauge Stovepipe           Gauge Vacuum Stovepipe         Case         Gauge Axial	Case Type	Order Number	Device Marking
Basic Element	Differential	Case 344-15	MPX50D	MPX50D
Ported Elements	Differential	Case 344C01	MPX50DP	MPX50DP
	Gauge	Case 344B-01	MPX50GP	MPX50GP
	Gauge Vacuum	Case 344D-01	MPX50GVP	MPX50GVP
	Gauge Stovepipe	Case 344E-01	MPX50GS	MPX50D
	Gauge Vacuum Stovepipe	Case 344A01	MPX50GVS	MPX50D
	Gauge Axial	Case 344F-01	MPX50GSX	MPX50D
	Gauge Vacuum Axial	Case 344G-01	MPX50GVSX	MPX50D

### **MPX50 SERIES**

### PACKAGE DIMENSIONS





### Motorola Sensor Device Data

### PACKAGE DIMENSIONS --- CONTINUED





### **MPX50 SERIES**

### PACKAGE DIMENSIONS -- CONTINUED





### PACKAGE DIMENSIONS -- CONTINUED





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *Q* are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**MPX50 SERIES** 

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 - US & Canada ONi Y 1-800-774-184

INTERNET: http://motorola.com/sps



Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

- TOUCHTONE 602-244-6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, - US & Canada ONLY 1-800-774-1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



# Low Cost Low Power Instrumentation Amplifier

# AD620

### EATURES

lasy to use Gain set with one external resistor (Gain range 1 to 10.000) Wide power supply range  $(\pm 2.3 \text{ V to } \pm 18 \text{ V})$ Higher performance than 3 op amp IA designs Available in 8-lead DIP and SOIC packaging Low power, 1.3 mA max supply current excellent dc performance (B grade) 50 uV max, input offset voltage 0.6 µV/°C max, input offset drift 1.0 nA max, input bias current 100 dB min common-mode rejection ratio (G = 10) .ow noise 9 nV/√Hz @ 1 kHz, input voltage noise 0.28 µV p-p noise (0.1 Hz to 10 Hz) xcellent ac specifications 120 kHz bandwidth (G = 100) 15 us settling time to 0.01%

### **APPLICATIONS**

Veigh scales CG and medical instrumentation Fransducer interface Data acquisition systems ndustrial process controls Battery-powered and portable equipment



Figure 2. Three Op Amp IA Designs vs. AD620

### lev. G

nformation furnished by Analog Devices is believed to be accurate and reliable. fowever, no responsibility is assumed by Analog Devices for its use, nor for any nfringements of patents or other rights of third parties that may result from its use. ipecifications subject to change without notice. No license is granted by implication *r* otherwise under any patent or patent rights of Analog Devices. Trademarks and egistered trademarks are the property of their respective owners.

### **CONNECTION DIAGRAM**



Figure 1. 8-Lead PDIP (N), CERDIP (Q), and SOIC (R) Packages

### **PRODUCT DESCRIPTION**

The AD620 is a low cost, high accuracy instrumentation amplifier that requires only one external resistor to set gains of 1 to 10,000. Furthermore, the AD620 features 8-lead SOIC and DIP packaging that is smaller than discrete designs and offers lower power (only 1.3 mA max supply current), making it a good fit for battery-powered, portable (or remote) applications.

The AD620, with its high accuracy of 40 ppm maximum nonlinearity, low offset voltage of 50  $\mu$ V max, and offset drift of 0.6  $\mu$ V/°C max, is ideal for use in precision data acquisition systems, such as weigh scales and transducer interfaces. Furthermore, the low noise, low input bias current, and low power of the AD620 make it well suited for medical applications, such as ECG and noninvasive blood pressure monitors.

The low input bias current of 1.0 nA max is made possible with the use of Super6eta processing in the input stage. The AD620 works well as a preamplifier due to its low input voltage noise of 9 nV/ $\sqrt{Hz}$  at 1 kHz, 0.28  $\mu$ V p-p in the 0.1 Hz to 10 Hz band, and 0.1 pA/ $\sqrt{Hz}$  input current noise. Also, the AD620 is well suited for multiplexed applications with its settling time of 15  $\mu$ s to 0.01%, and its cost is low enough to enable designs with one in-amp per channel.



Figure 3. Total Voltage Noise vs. Source Resistance

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.anaiog.com

 Fax: 781.326.8703
 © 2004 Analog Devices, Inc. All rights reserved.

# **ABLE OF CONTENTS**

pecifications	
bsolute Maximum Ratings	5
ESD Caution	5
vpical Performance Characteristics	7
heory of Operation	
Gain Selection	16
Input and Output Offset Voltage	16
Reference Terminal	16

# Input Protection 16 RF Interference 16 Common-Mode Rejection 17 Grounding 17 Ground Returns for Input Bias Currents 18 Outline Dimensions 19 Ordering Guide 20

### **IEVISION HISTORY**

### 2/04-Rev. F to Rev. G

Jpdated Format	Universal
Change to Features	1
Change to Product Description	1
Changes to Specifications	3
Added Metallization Photograph	4
teplaced Figure 4-Figure 6	6
teplaced Figure 15	7
Replaced Figure 33	10
Replaced Figure 34 and Figure 35	10
Replaced Figure 37	10
Changes to Table 3	13
Changes to Figure 41 and Figure 42	14
Changes to Figure 43	15
Change to Figure 44	17
Changes to Input Protection section	15
Deleted Figure 9	15
Changes to RF Interference section	15
Edit to Ground Returns for Input Bias Currents section	n17
Added AD620CHIPS to Ordering Guide	19

### 7/03-Data Sheet changed from REV. E to REV. F

Edit to FEATURES	1
Changes to SPECIFICATIONS	2
Removed AD620CHIPS from ORDERING GUIDE	4
Removed METALLIZATION PHOTOGRAPH	4
Replaced TPCs 1-3	5
Replaced TPC 12	6
Replaced TPC 30	9
Replaced TPCs 31 and 32	10
Replaced Figure 4	10
Changes to Table I	
Changes to Figures 6 and 7	12
Changes to Figure 8	13
Edited INPUT PROTECTION section	13
Added new Figure 9	13
Changes to RF INTERFACE section	14
Edit to GROUND RETURNS FOR INPUT BIAS CURR section	ÆNTS 15
Updated OUTLINE DIMENSIONS	16

# **PECIFICATIONS**

ypical @ 25°C,  $V_s = \pm 15$  V, and  $R_L = 2 \text{ k}\Omega$ , unless otherwise noted. Yable 1.

arameter	AD620A		AD620B			AD62051					
	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
AIN	G = 1 + (49.4)	kΩ/R <sub>G</sub> )									
Gain Range		1		10,000	1		10,000	1		10,000	
Gain Error <sup>2</sup>	$V_{OUT} = \pm 10 V$										
G=1			0.03	0.10		0.01	0.02		0.03	0.10	%
G = 10	1		0.15	0.30		0.10	0.15		0.15	0.30	%
G = 100			0.15	0.30		0.10	0.15		0.15	0.30	%
G = 1000	:		0.40	0.70		0.35	0.50		0.40	0.70	%
Nonlinearity	Vour = -10 V	to +10 V									
G = 1-1000	$R_L = 10 k\Omega$		10	40		10	40		10	40	ppm
G = 1-100	$R_{L} = 2 k\Omega$		10	95		10	95		10	95	ppm
Gain vs. Temperature											
· •	G=1	ļ		10			10			10	ppm/°C
	Gain >1 <sup>2</sup>			50			-50			-50	ppm/°C
OLTAGE OFFSET	(Total RTI Er	$ror = V_{OS} + V$	/ <sub>oso</sub> /G)							. •	•
Input Offset, Vos	$V_s = \pm 5 V$	Ì	30	125		15	50		30	125	μV
	to ± 15 V			•							
Overtemperature	$V_s = \pm 5 V$ to $\pm 15 V$			185			85			225	μν
Average TC	$V_s = \pm 5 V$ to $\pm 15 V$		0.3	1.0		0.1	0.6		0.3	1.0	°µV/⁰C
Output Officet Voro	$V_{c} = +15V$		400	1000		200	500		400	1000	μV
Output Onset, voso	$V_c = \pm 5V$			1500			750			1500	μV
Overtemperature	$V_{c} = +5V$			2000			1000			2000	μV
Overtempelature	$t_0 \pm 15V$							1			
Average TC	$V_s = \pm 5 V$ to $\pm 15 V$		5.0	15	1	2.5	7.0		5.0	15	μν/°C
Offset Referred to the											
Input vs. Supply (PSR)	$V_s = \pm 2.3 V$ to $\pm 18 V$										
6=1		80	100		80	100		80	100		dB
G=10		95	120		100	120		95	120		dB
G = 100		110	140		120	140		110	140		dB
G = 1000	ļ	110	140		120	140		110	140		dB
		1			1						
Input Bias Current			0.5	2.0		0.5	1.0		0.5	2	nA
Overtemperature	1			2.5			1.5			4	nA
Average TC			3.0			3.0			8.0		pA/°C
Input Offset Current			0.3	1.0	l .	0.3	0.5		0.3	1.0	nA
Overtemperature				1.5	1		0.75			2.0	nA
Average TC			1.5	_	_	1.5			8.0		pA/℃
INPUT											
Input Impedance											
Differential			10  2			10  2			10  2		GΩ_pF
Common-Mode			10  2			10  2			10  2		GΩ_p
Input Voltage Range <sup>3</sup>	$V_s = \pm 2.3 V$ to $\pm 5 V$	-Vs + 1.9		+Vs - 1.2	Vs + 1.9		+Vs - 1.2	-Vs + 1.9		+Vs - 1.2	V
Overtemperature	,	-Vs + 2.1		+Vs 1.3	-Vs + 2.1		+Vs - 1.3	-Vs + 2.1		+Vs - 1.3	V
	$V_s = \pm 5V$	-Vs + 1.9	ļ.	+Vs - 1.4	Vs + 1.9		+Vs - 1.4	Vs + 1.9		+V <sub>5</sub> – 1.4	V
O contare a seture	10 ± 10 ¥	_Vr + 21		+Vc - 14	Vc+2.1		+Vs + 2.1	$-V_{5}+2.3$		+Vs 1.4	V
Overtemperature		$1 - v_5 + 2.1$		1 1 1 1 1							

# D620

		AD620A		AD620B			AD620S1				
arameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Common-Mode Rejection											
Ratio DC to 60 Hz with											]
1 kΩ Source Imbalance	$V_{CM} = 0 V \text{ to} =$	± 10 V									
G=1		73	90		80	90		73	90		dB
G = 10		93	110		100	110		93	110		dB
G = 100		110	130		120	130		110	130		dB
G == 1000		110	130		120	130		110	130		dß
UTPUT											
Output Swing	$R_L = 10 k\Omega$										
	$V_s = \pm 2.3 V$	Vs +		+Vs - 1.2	$-V_{s} + 1.1$		+Vs - 1.2	-Vs + 1.1		+Vs - 1.2	V
	to±5V	1.1									
Overtemperature		-Vs + 1.4		+Vs - 1.3	Vs + 1.4		+Vs - 1.3	-Vs + 1.6		+Vs - 1.3	V
	$V_s = \pm 5 V$ to $\pm 18 V$	-Vs + 1.2		+Vs - 1.4	-Vs + 1.2		+Vs - 1.4	–Vs + 1.2		+Vs - 1.4	V
Overtemperature		Vs + 1.6		+Vs - 1.5	-Vs + 1.6		+Vs - 1.5	-Vs + 2.3		+Vs - 1.5	V
Short Circuit Current			±18			±18			±18		mA
YNAMIC RESPONSE											
Small Signal –3 dB Bandv	vidth										
G = 1			1000			1000			1000		kHz
G = 10			800			800			800		kHz
G = 100			120			120			120		kHz
G = 1000			12			12		1	12		kHz
Slew Rate		0.75	1.2		0.75	1.2		0.75	1.2		V/µs
Settling Time to 0.01%	10 V Step										
G = 1 - 100			15		1	15			15		μs
G = 1000			150			150			150		μs
IOISE	1										
Voltage Noise, 1 kHz	Total RTI No	$nise = \sqrt{(e^2_{ni})}$	+(e <sub>no</sub> /G	;) <sup>2</sup>							
Input, Voltage Noise, e <sub>ni</sub>			9.	13		9	13	1	9	13	nV/√Hz
Output, Voltage Noise, en			72	100		72	100		72	100	nV/√Hz
RTI, 0.1 Hz to 10 Hz	1										
G = 1			3.0			3.0	6.0		3.0	6.0	μV p-p
G == 10	i		0.55			0.55	0.8		0.55	0.8	μνρ-ρ
G = 100-1000			0.28			0.28	0.4		0.28	0.4	μνρ-ρ
Current Noise	f=1 kHz		100			100			100		fA/√Hz
0.1 Hz to 10 Hz	1		10			10			10		рАр-р
EFERENCE INPUT											
Rin			20			20			20		kΩ
In	$V_{IN+}, V_{REF} = 0$		50	60		50	60		50	60	μΑ
Voltage Range		-Vs + 1.6		+Vs- 1.6	-Vs + 1.6		+Vs- 1.6	-Vs + 1.6		+Vs-1.6	V
Gain to Output		$1 \pm 0.000$	)1		1 ± 0.000	1		1 ± 0.000	1		·
YOWER SUPPLY	1	1									1
Operating Range <sup>4</sup>	1	±2.3		±18	±2.3		±18	±2.3		±18	V
Quiescent Current	$\begin{vmatrix} V_s = \pm 2.3 V \\ to \pm 18 V \end{vmatrix}$		0.9	1.3		0.9	1.3		0.9	1.3	mA
Overtemperature		ł	1.1	1.6		1.1	1.6		1.1	1.6	mA
EMPERATURE RANGE											
For Specified Performance	1	-40 to +	85		-40 to +8	35		-55 to +1	25		<u>°C</u>

See Analog Devices military data sheet for 883B tested specifications. <sup>1</sup> Does not include effects of external resistor  $R_G$ . <sup>1</sup> One input grounded. G = 1. <sup>1</sup> This is defined as the same supply range that is used to specify PSR.

# **BSOLUTE MAXIMUM RATINGS**

### able 2.

arameter	Rating
upply Voltage	±18 V
iternal Power Dissipation <sup>1</sup>	650 mW
iput Voltage (Common-Mode)	±Vs
ifferential Input Voltage	25 V
utput Short-Circuit Duration	Indefinite
torage Temperature Range (Q)	-65°C to +150°C
torage Temperature Range (N, R)	65°C to +125°C
perating Temperature Range	
AD620 (A, B)	-40°C to +85°C
AD620 (S)	-55°C to +125°C
ead Temperature Range	
(Soldering 10 seconds)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Specification is for device in free air:

8-Lead Plastic Package:  $\theta_{JA} = 95^{\circ}C$ 8-Lead CERDIP Package:  $\theta_{JA} = 110^{\circ}C$ 

8-Lead SOIC Package:  $\theta_{IA} = 155^{\circ}C$ 

### **SD CAUTION**

SD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the uman body and test equipment and can discharge without detection. Although this product features roprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy lectrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance egradation or loss of functionality.



# **D620**



FOR CHIP APPLICATIONS THE PADS 1R<sub>G</sub> AND 8R<sub>G</sub> MUST BE CONNECTED IN PARALLEL TO THE EXTERNAL GAIN REGISTER R<sub>G</sub>. DO NOT CONNECT THEM IN SERIES TO R<sub>G</sub>. FOR UNITY GAIN APPLICATIONS WHERE R<sub>G</sub> IS NOT REQUIRED, THE PADS 1R<sub>G</sub> MAY SIMPLY BE BONDED TOGETHER, AS WELL AS THE PADS 8R<sub>G</sub>.

Figure 4. Metallization Photograph. Dimensions shown in inches and (mm).

Contact sales for latest dimensions.

Rev. G | Page 6 of 20

# **YPICAL PERFORMANCE CHARACTERISTICS**

@ 25°C, V<sub>s</sub> = ±15 V, R<sub>L</sub> = 2 k $\Omega$ , unless otherwise noted.)







Figure 10. Voltage Noise Spectral Density vs. Frequency (G = 1-1000)

# **ID620**



Figure 11. Current Noise Spectral Density vs. Frequency











Figure 14. 0.1 Hz to 10 Hz Current Noise, 5 pA/Div







Figure 16. Typical CMR vs. Frequency, RTI, Zero to 1 k $\Omega$  Source Imbalance

# AD620



Figure 17. Positive PSR vs. Frequency, RTI (G = 1-1000)



Figure 18. Negative PSR vs. Frequency, RTI (G = 1-1000)



Figure 19. Gain vs. Frequency



Figure 20. Large Signal Frequency Response



Figure 21. Input Voltage Range vs. Supply Voltage, G = 1



Figure 22. Output Voltage Swing vs. Supply Voltage, G = 10

# \D620



Figure 23. Output Voltage Swing vs. Load Resistance



Figure 24. Large Signal Pulse Response and Settling Time G = 1 (0.5 mV = 0.01%)



Figure 25. Small Signal Response, G = 1,  $R_L = 2 k\Omega$ ,  $C_L = 100 pF$ 



Figure 26. Large Signal Response and Settling Time, G = 10 (0.5 mV = 0.01%)



Figure 27. Small Signal Response, G = 10,  $R_L = 2$  kΩ,  $C_L = 100$  pF



Figure 28. Large Signal Response and Settling Time, G = 100 (0.5 mV = 0.01%)



Figure 29. Small Signal Pulse Response, G = 100,  $R_L = 2 k\Omega$ ,  $C_L = 100 pF$ 



Figure 30. Large Signal Response and Settling Time, G = 1000 (0.5 mV = 0.01%)



Figure 31. Small Signal Pulse Response, G = 1000,  $R_L = 2 k\Omega$ ,  $C_L = 100 pF$ 



Figure 32. Settling Time vs. Step Size (G = 1)



Figure 33. Settling Time to 0.01% vs. Gain, for a 10 V Step



Figure 34. Gain Nonlinearity, G = 1,  $R_l = 10 k\Omega (10 \mu V = 1 ppm)$ 

# **\D620**







Figure 36. Gain Nonlinearity, G = 1000, R<sub>L</sub> = 10 k $\Omega$  (1 mV = 100 ppm)



Figure 37. Settling Time Test Circuit
### **HEORY OF OPERATION**



Figure 38. Simplified Schematic of AD620

he AD620 is a monolithic instrumentation amplifier based on modification of the classic three op amp approach. Absolute alue trimming allows the user to program gain *accurately* o 0.15% at G = 100) with only one resistor. Monolithic onstruction and laser wafer trimming allow the tight matching and tracking of circuit components, thus ensuring the high level f performance inherent in this circuit. The input transistors Q1 and Q2 provide a single differentialpair bipolar input for high precision (Figure 38), yet offer  $10\times$ lower input bias current thanks to Super6eta processing. Feedback through the Q1-A1-R1 loop and the Q2-A2-R2 loop maintains constant collector current of the input devices Q1 and Q2, thereby impressing the input voltage across the external gain setting resistor  $R_G$ . This creates a differential gain from the inputs to the A1/A2 outputs given by  $G = (R1 + R2)/R_G + 1$ . The unity-gain subtractor, A3, removes any common-mode signal, yielding a single-ended output referred to the REF pin potential.

The value of  $R_G$  also determines the transconductance of the preamp stage. As  $R_G$  is reduced for larger gains, the transconductance increases asymptotically to that of the input transistors. This has three important advantages: (a) Open-loop gain is boosted for increasing programmed gain, thus reducing gain related errors. (b) The gain-bandwidth product (determined by C1 and C2 and the preamp transconductance) increases with programmed gain, thus optimizing frequency response. (c) The input voltage noise is reduced to a value of 9 nV/ $\sqrt{Hz}$ , determined mainly by the collector current and base resistance of the input devices.

The internal gain resistors, R1 and R2, are trimmed to an absolute value of 24.7 k $\Omega$ , allowing the gain to be programmed accurately with a single external resistor.

The gain equation is then

$$G = \frac{49.4k\Omega}{R_G} + 1$$
$$R_G = \frac{49.4k\Omega}{G-1}$$

#### Make vs. Buy: a Typical Bridge Application Error Budget

The AD620 offers improved performance over "homebrew" three op amp IA designs, along with smaller size, fewer components, and  $10 \times$  lower supply current. In the typical application, shown in Figure 39, a gain of 100 is required to amplify a bridge output of 20 mV full-scale over the industrial temperature range of -40°C to +85°C. Table 3 shows how to calculate the effect various error sources have on circuit accuracy.

### **\D620**

Legardless of the system in which it is being used, the AD620 rovides greater accuracy at low power and price. In simple ystems, absolute accuracy and drift errors are by far the most ignificant contributors to error. In more complex systems vith an intelligent processor, an autogain/autozero cycle will emove all absolute accuracy and drift errors, leaving only the esolution errors of gain, nonlinearity, and noise, thus allowing ull 14-bit accuracy. Note that for the homebrew circuit, the OP07 specifications for input voltage offset and noise have been multiplied by  $\sqrt{2}$ . This is because a three op amp type in-amp has two op amps at its inputs, both contributing to the overall input error.







Figure 39. Make vs. Buy

#### fable 3. Make vs. Buy Error Budget

			Error, ppm	of Full Scale
rror Source	AD620 Circuit Calculation	"Homebrew" Circuit Calculation	AD620	Homebrew
BSOLUTE ACCURACY at TA = 25°C				
nput Offset Voltage, μV	125 μV/20 mV	(150 µV × √2)/20 mV	6,250	10,607
)utput Offset Voltage, μV	1000 µV/100 mV/20 mV	((150 μV × 2)/100)/20 mV	500	150
nput Offset Current, nA	2 nA ×350 Ω/20 mV	(6 nA ×350 Ω)/20 mV	18	53
:MR, dB	110 dB(3.16 ppm) ×5 V/20 mV	(0.02% Match × 5 V)/20 mV/100	791	500
		Total Absolute Error	7,559	11,310
RIFT TO 85°C				
ain Drift, ppm/°C	(50 ppm + 10 ppm) ×60°C	100 ppm/°C Track × 60°C	3,600	6,000
nput Offset Voltage Drift, μV/°C	1 μV/°C × 60°C/20 mV	$(2.5 \mu\text{V/}^{\circ}\text{C} \times \sqrt{2} \times 60^{\circ}\text{C})/20 \text{mV}$	3,000	10,607
)utput Offset Voltage Drift, μV/°C	$15 \mu$ V/°C × 60°C/100 mV/20 mV	$(2.5 \mu\text{V/°C} \times 2 \times 60^{\circ}\text{C})/100 \text{mV}/20 \text{mV}$	450	150
		Total Drift Error	7,050	16,757
ESOLUTION			1	
bain Nonlinearity, ppm of Full Scale	40 ppm	40 ppm	40	40
yp 0.1 Hz to 10 Hz Voltage Noise, µV p-p	0.28 μV p-p/20 mV	(0.38 μV p-p × √2)/20 mV	14	27
		Total Resolution Error	54	67
		Grand Total Error	14,663	28,134

 $i = 100, V_s = \pm 15 V.$ 

All errors are min/max and referred to input.)



**'ressure Measurement** 

Ithough useful in many bridge applications, such as weigh cales, the AD620 is especially suitable for higher resistance ressure sensors powered at lower voltages where small size and w power become more significant.

igure 40 shows a 3 k $\Omega$  pressure transducer bridge powered rom 5 V. In such a circuit, the bridge consumes only 1.7 mA. Idding the AD620 and a buffered voltage divider allows the ignal to be conditioned for only 3.8 mA of total supply current.

mall size and low cost make the AD620 especially attractive for oltage output pressure transducers. Since it delivers low noise nd drift, it will also serve applications such as diagnostic oninvasive blood pressure measurement.

#### **Medical ECG**

The low current noise of the AD620 allows its use in ECG monitors (Figure 41) where high source resistances of 1 M $\Omega$  or higher are not uncommon. The AD620's low power, low supply voltage requirements, and space-saving 8-lead mini-DIP and SOIC package offerings make it an excellent choice for battery-powered data recorders.

Furthermore, the low bias currents and low current noise, coupled with the low voltage noise of the AD620, improve the dynamic range for better performance.

The value of capacitor C1 is chosen to maintain stability of the right leg drive loop. Proper safeguards, such as isolation, must be added to this circuit to protect the patient from possible harm.



Figure 41. A Medical ECG Monitor Circuit

#### **Precision V-I Converter**

The AD620, along with another op amp and two resistors, nakes a precision current source (Figure 42). The op amp suffers the reference terminal to maintain good CMR. The sutput voltage,  $V_x$ , of the AD620 appears across R1, which onverts it to a current. This current, less only the input bias urrent of the op amp, then flows out to the load.



igure 42. Precision Voltage-to-Current Converter (Operates on 1.8 mA, ±3 V)

#### **JAIN SELECTION**

'he AD620's gain is resistor-programmed by R<sub>G</sub>, or more recisely, by whatever impedance appears between Pins 1 and 8. 'he AD620 is designed to offer accurate gains using 0.1% to 1% esistors. Table 4 shows required values of R<sub>G</sub> for various gains. lote that for G = 1, the R<sub>G</sub> pins are unconnected (R<sub>G</sub> =  $\infty$ ). For ny arbitrary gain, R<sub>G</sub> can be calculated by using the formula:

$$R_G = \frac{49.4k\Omega}{G-1}$$

o minimize gain error, avoid high parasitic resistance in series rith R<sub>G</sub>; to minimize gain drift, R<sub>G</sub> should have a low TC—less 1an 10 ppm/°C—for the best performance.

able 4. Required	Values of Gain	Resistors
------------------	----------------	-----------

% Std Table alue of $R_G(\Omega)$	Calculated Gain	0.1% Std Table Value of $R_{G}(\Omega)$	Calculated Gain
9.9 k	1.990	49.3 k	2.002
2.4 k	4.984	12.4 k	4.984
.49 k	9.998	5.49 k	9.998
.61 k	19.93	2.61 k	19.93
.00 k	50.40	1.01 k	49.91
99	100.0	499	100.0
49	199.4	249	199.4
00	495.0	98.8	501.0
9.9	991.0	49.3	1,003.0

#### INPUT AND OUTPUT OFFSET VOLTAGE

The low errors of the AD620 are attributed to two sources, input and output errors. The output error is divided by G when referred to the input. In practice, the input errors dominate at high gains, and the output errors dominate at low gains. The total  $V_{08}$  for a given gain is calculated as

Total Error RTI = input error + (output error/G)

Total Error  $RTO = (input \ error \times G) + output \ error$ 

#### **REFERENCE TERMINAL**

The reference terminal potential defines the zero output voltage and is especially useful when the load does not share a precise ground with the rest of the system. It provides a direct means of injecting a precise offset to the output, with an allowable range of 2 V within the supply voltages. Parasitic resistance should be kept to a minimum for optimum CMR.

#### INPUT PROTECTION

The AD620 features 400  $\Omega$  of series thin film resistance at its inputs and will safely withstand input overloads of up to  $\pm 15$  V or  $\pm 60$  mÅ for several hours. This is true for all gains and power on and off, which is particularly important since the signal source and amplifier may be powered separately. For longer time periods, the current should not exceed 6 mA (InN  $\leq$  VIN/400  $\Omega$ ). For input overloads beyond the supplies, clamping the inputs to the supplies (using a low leakage diode such as an FD333) will reduce the required resistance, yielding lower noise.

#### **RF INTERFERENCE**

All instrumentation amplifiers rectify small out of band signals. The disturbance may appear as a small dc voltage offset. High frequency signals can be filtered with a low pass R-C network placed at the input of the instrumentation amplifier. Figure 43 demonstrates such a configuration. The filter limits the input signal according to the following relationship:

FilterFreq<sub>DIFF</sub> = 
$$\frac{1}{2\pi R(2C_D + C_C)}$$
  
FilterFreq<sub>CM</sub> =  $\frac{1}{2\pi RC_C}$ 

where  $C_D \ge 10C_C$ 

 $C_D$  affects the difference signal.  $C_C$  affects the common-mode signal. Any mismatch in  $R \times C_C$  will degrade the AD620's CMRR. To avoid inadvertently reducing CMRR-bandwidth performance, make sure that  $C_C$  is at least one magnitude smaller than  $C_D$ . The effect of mismatched  $C_{CS}$  is reduced with a larger  $C_D: C_C$  ratio.

### AD620



Figure 43. Circuit to Attenuate RF Interference

#### **COMMON-MODE REJECTION**

nstrumentation amplifiers, such as the AD620, offer high MR, which is a measure of the change in output voltage when oth inputs are changed by equal amounts. These specifications re usually given for a full-range input voltage change and a pecified source imbalance.

or optimal CMR, the reference terminal should be tied to a w impedance point, and differences in capacitance and esistance should be kept to a minimum between the two uputs. In many applications, shielded cables are used to unimize noise; for best CMR over frequency, the shield hould be properly driven. Figure 44 and Figure 45 show active ata guards that are configured to improve ac common-mode ejections by "bootstrapping" the capacitances of input cable uields, thus minimizing the capacitance mismatch between the uputs.



Figure 44. Differential Shield Driver



Figure 45. Common-Mode Shield Driver

#### GROUNDING

Since the AD620 output voltage is developed with respect to the potential on the reference terminal, it can solve many grounding problems by simply tying the REF pin to the appropriate "local ground."

To isolate low level analog signals from a noisy digital environment, many data-acquisition components have separate analog and digital ground pins (Figure 46). It would be convenient to use a single ground line; however, current through ground wires and PC runs of the circuit card can cause hundreds of millivolts of error. Therefore, separate ground returns should be provided to minimize the current flow from the sensitive points to the system ground. These ground returns must be tied together at some point, usually best at the ADC package shown in Figure 46.



Figure 46. Basic Grounding Practice

#### **FROUND RETURNS FOR INPUT BIAS CURRENTS**

nput bias currents are those currents necessary to bias the nput transistors of an amplifier. There must be a direct return with for these currents. Therefore, when amplifying "floating" nput sources, such as transformers or ac-coupled sources, there nust be a dc path from each input to ground, as shown in "igure 47, Figure 48, and Figure 49. Refer to A Designer's Guide o Instrumentation Amplifiers (free from Analog Devices) for nore information regarding in-amp applications.



igure 47. Ground Returns for Bias Currents with Transformer-Coupled Inputs



Figure 48. Ground Returns for Bias Currents with Thermocouple Inputs



Figure 49. Ground Returns for Bias Currents with AC-Coupled Inputs

### **JUTLINE DIMENSIONS**



CONPLIANT TO JEDEC STANDARDS MS-001-BA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (N PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE OHLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 50. 8-Lead Plastic Dual In-Line Package (PDIP)

Narrow Body (N-8). Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 51. 8-Lead Ceramic Dual In-Line Package [CERDIP] (Q-8) Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-012AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 52. 8-Lead Standard Small Outline Package [SOIC]

Narrow Body (R-8) Dimensions shown in millimeters and (inches)

### **\D620**

#### **)RDERING GUIDE**

fodel	Temperature Range	Package Option <sup>1</sup>		
D620AN	-40°C to +85°C	N-8		
D620ANZ <sup>2</sup>	40°C to +85°C	N-8		
D620BN	-40°C to +85°C	N-8		
D620BNZ <sup>2</sup>	-40°C to +85°C	N-8		
D620AR	-40°C to +85°C	R-8		
D620ARZ <sup>2</sup>	-40°C to +85°C	R-8		
D620AR-REEL	-40°C to +85°C	13" REEL		
D620ARZ-REEL <sup>2</sup>	-40°C to +85°C	13" REEL		
D620AR-REEL7	-40°C to +85°C	7" REEL		
D620ARZ-REEL7 <sup>2</sup>	40°C to +85°C	7" REEL		
D620BR	-40°C to +85°C	R-8		
D620BRZ <sup>2</sup>	-40°C to +85°C	R-8		
D620BR-REEL	-40°C to +85°C	13" REEL		
D620BRZ-RL <sup>2</sup>	-40°C to +85°C	13" REEL		
D620BR-REEL7	-40°C to +85°C	7" REEL		
D620BRZ-R72	-40°C to +85°C	7" REEL		
D620ACHIPS	-40°C to +85°C	Die Form		
D6205Q/883B	55°C to +125°C	Q-8		

 $\dot{v}$  = Plastic DIP; Q = CERDIP; R = SOIC.  $\zeta$  = Pb-free part.

2004 Analog Devices, Inc. All rights reserved. Trademarks d registered trademarks are the property of their respective owners. C00775-0-12/04(G)



www.analog.com

Rev. G | Page 20 of 20



# PIC16F87XA Data Sheet

## 28/40/44-Pin Enhanced Flash Microcontrollers

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of

Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,

In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCai, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquerters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



# PIC16F87XA

### 28/40/44-Pin Enhanced Flash Microcontrollers

#### **Devices Included in this Data Sheet:**

- PIC16F873A
- PIC16F876A
- PIC16F874A
- PIC16F877A

#### **High-Performance RISC CPU:**

- · Only 35 single-word instructions to learn
- All single-cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC – 200 ns instruction cycle
- Up to 8K x 14 words of Flash Program Memory, Up to 368 x 8 bytes of Data Memory (RAM), Up to 256 x 8 bytes of EEPROM Data Memory
- Pinout compatible to other 28-pin or 40/44-pin PIC16CXXX and PIC16FXXX microcontrollers

#### **Peripheral Features:**

- · Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
  - Capture is 16-bit, max. resolution is 12.5 ns
  - Compare is 16-bit, max. resolution is 200 ns
  - PWM max. resolution is 10-bit
- Synchronous Serial Port (SSP) with SPI™ (Master mode) and I<sup>2</sup>C™ (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) -- 8 bits wide with external RD, WR and CS controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)

#### **Analog Features:**

- 10-bit, up to 8-channel Analog-to-Digital Converter (A/D)
- Brown-out Reset (BOR)
- Analog Comparator module with:
  - Two analog comparators
  - Programmable on-chip voltage reference (VREF) module
  - Programmable input multiplexing from device inputs and internal voltage reference
  - Comparator outputs are externally accessible

#### **Special Microcontroller Features:**

- 100,000 erase/write cycle Enhanced Flash
   program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Data EEPROM Retention > 40 years
- · Self-reprogrammable under software control
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- Single-supply 5V In-Circuit Serial Programming
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- · Power saving Sleep mode
- · Selectable oscillator options
- · In-Circuit Debug (ICD) via two pins

#### **CMOS** Technology:

- Low-power, high-speed Flash/EEPROM technology
- · Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- · Commercial and Industrial temperature ranges
- Low-power consumption

	Prog	Iram Memory	Data			40 1-14	COD	ħ	ISSP		Timoro	
Device	Bytes	# Single Word Instructions	SRAM (Bytes)	(Bytes)	1/0	A/D (ch)	(PWM)	SPI	Master I <sup>2</sup> C	USART	8/16-bit	Comparators
PIC16F873A	7.2K	4096	192	128	22	5	2	Yes	Yes	Yes	2/1	2
PIC16F874A	7.2K	4096	192	128	33	8	2	Yes	Yes	Yes	2/1	2
PIC16F876A	14.3K	8192	368	256	22	5	2	Yes	Yes	Yes	2/1	2
PIC16F877A	14.3K	8192	368	256	33	8	2	Yes	Yes	Yes	2/1	2

© 2003 Microchip Technology Inc.

## PIC16F87XA

#### 

#### Pin Diagrams



#### **Pin Diagrams (Continued)**



© 2003 Microchip Technology Inc.

DS39582B-page 3

### 1.0 DEVICE OVERVIEW

This document contains device specific information about the following devices:

- PIC16F873A
- PIC16F874A
- PIC16F876A
- PIC16F877A

PIC16F873A/876A devices are available only in 28-pin packages, while PIC16F874A/877A devices are available in 40-pin and 44-pin packages. All devices in the PIC16F87XA family share common architecture with the following differences:

- The PIC16F873A and PIC16F874A have one-half of the total on-chip memory of the PIC16F876A and PIC16F877A
- The 28-pin devices have three I/O ports, while the 40/44-pin devices have five
- The 28-pin devices have fourteen interrupts, while the 40/44-pin devices have fifteen
- The 28-pin devices have five A/D input channels, while the 40/44-pin devices have eight
- The Parallel Slave Port is implemented only on the 40/44-pin devices

#### TABLE 1-1: PIC16F87XA DEVICE FEATURES

The available features are summarized in Table 1-1. Block diagrams of the PIC16F873A/876A and PIC16F874A/877A devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.

Additional information may be found in the PICmicro<sup>®</sup> Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

Key Features	PIC16F873A	PIC16F874A	PIC16F876A	PIC16F877A
Operating Frequency	DC – 20 MHz	DC – 20 MHz	DC - 20 MHz	DC – 20 MHz
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
Flash Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory (bytes)	128	128	256	256
Interrupts	14	15	14	15
I/O Ports	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C	Ports A, B, C, D, E
Timers	3	3	3	3
Capture/Compare/PWM modules	2	2	2	2
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	_	PSP		PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Analog Comparators	2	2	2	2
Instruction Set	35 instructions	35 Instructions	35 Instructions	35 Instructions
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin PLCC 44-pin TQFP 44-pin QFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin PLCC 44-pin TQFP 44-pin QFN

PC16F87XA



© 2003 Microchip Technology Inc.





132125

#### TABLE 1-2: PIC16F873A/876A PINOUT DESCRIPTION

Pin Name	PDIP, SOIC, SSOP Pin#	QFN Pin#	I/O/P Туре	Buffer Type	Description
OSC1/CLKI OSC1 CLKI	9	6	1	ST/CMOS <sup>(3)</sup>	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO OSC2 CLKO	10	7	0 0		Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP MCLR VPP	1	26	l P	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active low Reset to the device. Programming voltage input.
RA0/AN0 RA0 AN0	2	27	I/O I	TTL	PORTA is a bidirectional I/O port. Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	28	1/O 1	TTL	Digital I/O. Analog input 1.
RA2/AN2/VREF-/ CVREF RA2 AN2 VREF- CVREF	4	1	1/0  -  - 0	TTL	Digital I/O. Analog input 2. A/D reference voltage (Low) input. Comparator VREF output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	2	1/O 1	TTL	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	3	1/0 1 0	ST	Digital I/O – Open-drain when configured as output. Timer0 external clock input. Comparator 1 output.
RA5/AN4/SS/C2OUT RA5 AN4 SS C2OUT	7	4	1/0 1 1 0	TTL	Digital I/O. Analog input 4. SPI slave select input. Comparator 2 output.

---- = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

#### **TABLE 1-2:** PIC16F873A/876A PINOUT DESCRIPTION (CONTINUED)

RB0/INT         21         18         TTL/ST <sup>(1)</sup> PORTB is a bidirectional I/O port. PORTB can be softwe programmed for internal weak pull-ups on all inputs.           RB0         INT         1         TTL/ST <sup>(1)</sup> Digital I/O.         External interrupt.           RB1         22         19         I/O         TTL         Digital I/O.         External interrupt.           RB2         23         20         I/O         TTL         Digital I/O.         External interrupt.           RB3         24         21         TTL         Digital I/O.         External interrupt.           RB3         1         I/O         TTL         Digital I/O.         External interrupt.           RB4         25         22         I/O         TTL         Digital I/O.           RB5         28         23         I/O         TTL         Digital I/O.           RB6         1         TTL/ST <sup>(2)</sup> Digital I/O.         In-circuit debugger and ICSP programming debt.           RB7/PGD         28         25         V/O         TTL/ST <sup>(2)</sup> Digital I/O.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O.         Timer1 exclinator output.           RC1/TOSI/CCP2         12         9	Pin Name	PDIP, SOIC, SSOP Pin#	QFN Pin#	1/O/P Type	Buffer Type	Description
RB0/INT R80 INT         21         18         TTL/ST <sup>(1)</sup> Digital I/O. External interrupt.           RB1         22         19         I/O         TTL         Digital I/O.           RB2         23         20         I/O         TTL         Digital I/O.           RB3/PGM         24         21         TTL         Digital I/O.           RB3         I/O         TTL         Digital I/O.           RB4         25         22         I/O         TTL         Digital I/O.           RB5         25         22         I/O         TTL         Digital I/O.           RB5         25         22         I/O         TTL         Digital I/O.           RB5         26         23         I/O         TTL         Digital I/O.           RB6         I/O         Intercircuit debugger and ICSP programming clock.         RB7           PGD         28         25         TTL/ST <sup>(2)</sup> Digital I/O.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O.           RC1/T10SO/T1CKI         11         8         ST         Digital I/O.           RC1/T10SO/T1CKI         11         8         ST         Digital I/O.	<u></u>					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
R80 INT         I/O I         I/O I         Digital I/O. External interrupt.           R81         22         19         I/O         TTL         Digital I/O.           R82         23         20         I/O         TTL         Digital I/O.           R83         24         21         TTL         Digital I/O.           R83         1         I/O         TTL         Digital I/O.           R84         25         22         I/O         TTL         Digital I/O.           R85         26         23         I/O         TTL         Digital I/O.           R86         26         23         I/O         TTL         Digital I/O.           R86         10         Digital I/O.         In-circuit debugger and ICSP programming clock.           R87         10         1         Digital I/O.           PGD         28         25         TTL/ST <sup>(2)</sup> R67         10         NO         Trecircuit debugger and ICSP programming clata.           R07         11         8         ST           R08         10         Digital I/O.           T10SO         1         Timeri oscillator output.           T10SO         0         Timeri o	RB0/INT	21	18		TTL/ST <sup>(1)</sup>	
RB1         22         19         I/O         TTL         Digital I/O.           RB2         23         20         I/O         TTL         Digital I/O.           RB3/PGM         24         21         TTL         Digital I/O.           RB3         I/O         TTL         Digital I/O.         Low-voltage (single-supply) ICSP programming enab           RB4         25         22         I/O         TTL         Digital I/O.           RB6         26         23         I/O         TTL         Digital I/O.           RB6/PGC         27         24         TTL/ST(P)         Digital I/O.         In-circuit debugger and ICSP programming clock.           RB7/PGD         28         25         TTL/ST(P)         Digital I/O.         In-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O.         Immer oscillator output.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O.         Immer oscillator input.           RC10         1         ST         Immer oscillator input.         Timer toscillator input.         CcPP topperate scillator input.           RC110SI/CCP2         12         9         ST         Digital I/O.	RB0 INT			1/O 1		Digital I/O. External interrupt.
RB2         23         20         I/O         TTL         Digital I/O.           RB3/PGM         24         21         TTL         Digital I/O.           RB3         I/O         I         Digital I/O.         Low-voltage (single-supply) ICSP programming enab           RB4         25         22         I/O         TTL         Digital I/O.           RB5         26         23         I/O         TTL         Digital I/O.           RB6         27         24         TTL/ST <sup>(2)</sup> Digital I/O.           RB6         27         24         TTL/ST <sup>(2)</sup> Digital I/O.           RB7         1         TTL/ST <sup>(2)</sup> Digital I/O.         In-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O.         In-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O.         Timer1 oscillator output.           RC1         1         8         ST         Digital I/O.         Timer1 oscillator input.           RC1/T10SU/CCP2         12         9         ST         Digital I/O.         Timer1 oscillator input.           RC2/CCP1         13         10	RB1	22	19	1/0	TTL	Digital I/O.
RB3/PGM         24         21         //0         TTL         Digital I/O. Low-voltage (single-supply) ICSP programming enable Low-voltage (single-supply) ICSP programming enable Low-voltage (single-supply) ICSP programming enable Low-voltage (single-supply) ICSP programming enable Digital I/O.           RB4         25         22         I/O         TTL         Digital I/O.           RB5         26         23         I/O         TTL         Digital I/O.           RB6/PGC         27         24         TTL/ST <sup>(2)</sup> Digital I/O.           RB6         28         25         TTL/ST <sup>(2)</sup> Digital I/O.           RB7/PGD         28         25         TTL/ST <sup>(2)</sup> Digital I/O.           RC0/T10S0/T1CKI         11         8         ST         Digital I/O.           RC0/T10S0/T1CKI         11         8         ST         Digital I/O.           RC1/T10SI/CCP2         12         9         ST         Digital I/O.           RC2/T10SI/CCP2         12         9	RB2	23	20	1/0	TTL	Digital I/O.
RB3 PGM         //0         I/0         Digital I/0. Low-voltage (single-supply) ICSP programming enab           RB4         25         22         I/0         TTL         Digital I/0.           RB5         26         23         I/0         TTL         Digital I/0.           RB6/PGC         27         24         TTL/ST <sup>(2)</sup> Digital I/0.           RB6         //0         I         Digital I/0.           PGC         //0         I         In-circuit debugger and ICSP programming clock.           RB7/PGD         28         25         TTL/ST <sup>(2)</sup> Digital I/0.           RB7         //0         I/0         In-circuit debugger and ICSP programming data.           PGD         //0         I/0         In-circuit debugger and ICSP programming data.           RC0/T10S0/T1CKI         11         8         ST           RC0         I         //0         Digital I/0.           T1CKI         1         ST         Digital I/0.           RC1/T10SI/CCP2         12         9         ST           RC1/T10SI/CCP2         12         9         ST           RC2/CCP1         13         10         ST           RC3/SCK/SCL         14         11	RB3/PGM	24	21		TTL.	
RB4         25         22         I/O         TTL         Digital I/O.           RB5         26         23         I/O         TTL         Digital I/O.           RB6/PGC         27         24         TTL/ST <sup>(2)</sup> Digital I/O.           RB6         I         VIO         TTL/ST <sup>(2)</sup> Digital I/O.           RB7         I/O         I         In-circuit debugger and ICSP programming clock.           RB7         I/O         VIO         In-circuit debugger and ICSP programming data.           RC0         I/O         VIO         In-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST           RC0         I         VIO         Digital I/O.           T10S0         I         I         Timer1 oscillator output.           T10S1         I         Timer1 oscillator input.         Capture2 input, Compare2 output, PWM2 output.           RC2         V/O         I/O         Digital I/O.         Capture2 input, Compare1 output, PWM1 output.           RC2         V/O         I/O         Capture2 input, Compare1 output, PWM1 output.           RC2/CCP1         13         10         ST         Synchronous serial clock input/output for SPI mode.	RB3 PGM			1/O 		Digital I/O. Low-voltage (single-supply) ICSP programming enable pir
RB5         26         23         I/O         TTL         Digital I/O.           RB6/PGC         27         24         TTL/ST <sup>(2)</sup> Digital I/O.           RB6         I         I         Digital I/O.           PGC         I         In-circuit debugger and ICSP programming clock.           RB7/PGD         28         25         TTL/ST <sup>(2)</sup> RB7         I/O         I/O         Digital I/O.           PGD         I         IVO         In-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST           RC0/T10SO/T1CKI         11         8         ST           RC0/T10SO/T1CKI         11         8         ST           RC1/T10SV/CP2         12         9         ST           RC1/T10SV/CP2         12         9         ST           RC1/T10SV/CP2         12         9         ST           RC2         I/O         Capture2 input, Compare2 output, PWM2 output.           CCP2         I/O         Capture2 input, Compare1 output, PWM1 output.           RC3/SCK/SCL         14         11         ST           RC3/SCK/SCL         14         11         ST           RC	RB4	25	22	1/0	TTL	Digital I/O.
RB6/PGC     27     24     TTL/ST <sup>(2)</sup> RB6     1     VO     In-circuit debugger and ICSP programming clock.       RB7/PGD     28     25     TTL/ST <sup>(2)</sup> RB7     28     25     TTL/ST <sup>(2)</sup> PGD     1     VO     In-circuit debugger and ICSP programming clock.       RB7     100     100     In-circuit debugger and ICSP programming data.       PGD     1     8     ST       RC0/T10SO/T1CKI     11     8     ST       RC0     0     1     Timer1 oscillator output.       T10SO     0     0     Timer1 oscillator output.       T10SI     1     ST     Digital I/O.       RC1/T10SI/CCP2     12     9     ST       RC1     1     ST     Digital I/O.       T1OSI     1     Timer1 oscillator input.       CCP2     1/O     ST       RC2     1/O     Capture2 input, Compare2 output, PWM2 output.       RC3     1/O     ST       RC3     1/O     ST       RC4     1/O     ST       RC3     1/O     ST       RC3     1/O     ST       RC4/SDI/SDA     15     12       SDA     1     ST       I/O <td< td=""><td>RB5</td><td>26</td><td>23</td><td>1/0</td><td>TTL</td><td>Digital I/O,</td></td<>	RB5	26	23	1/0	TTL	Digital I/O,
R86 PGC     I/O     Digital I/O. In-circuit debugger and ICSP programming clock.       R87/PGD     28     25     TTL/ST <sup>(2)</sup> R87 PGD     I     TTL/ST <sup>(2)</sup> Digital I/O. In-circuit debugger and ICSP programming data.       RC0/T10S0/T1CKI     11     8     ST       RC1/T10S0/CCP2     12     9     ST       RC1/T10SI/CCP2     12     9     ST       RC1/T10SI/CCP2     12     9     ST       RC1/T10SI/CCP2     12     9     ST       RC2/CCP1     13     10     ST       RC2/CCP1     13     10     ST       RC3/SCK/SCL     14     11     ST       RC3/SCK/SCL     14     11     ST       RC4/SDI/SDA     15     12     ST       RC4/SDI/SDA     16     13     ST	RB6/PGC	27	24		TTL/ST <sup>(2)</sup>	
RB7/PGD         28         25         TTL/ST <sup>(2)</sup> Digital I/O. in-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST         PORTC is a bidirectional I/O port.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O. In-circuit debugger and ICSP programming data.           RC0/T10SO/T1CKI         11         8         ST         Digital I/O. Timer1 external clock input.           RC1/T10SI/CCP2         12         9         ST         Digital I/O. Timer1 external clock input.           RC1/T10SI/CCP2         12         9         ST         Digital I/O. Timer1 external clock input.           RC1/T10SI/CCP2         12         9         ST         Digital I/O. Timer1 external clock input.           RC2/CCP1         13         10         ST         Digital I/O. CCP1         Capture1 input, Compare2 output, PWM2 output.           RC3/SCK/SCL         14         11         ST         Digital I/O. SVnchronous serial clock input/output for SPI mode.           SCL         I/O         ST         Digital I/O. SVnchronous serial clock input/output for I <sup>2</sup> C mode.           RC4/SDI/SDA         15         12         ST           I/O         ST         Digital I/O. SPI data in. I/O         SPI data in. I/O <t< td=""><td>RB6 PGC</td><td></td><td></td><td>1/O I</td><td>1</td><td>Digital I/O. In-circuit debugger and ICSP programming clock.</td></t<>	RB6 PGC			1/O I	1	Digital I/O. In-circuit debugger and ICSP programming clock.
RB7 PGDI/ODigital I/O. I/ODigital I/O. In-circuit debugger and ICSP programming data.RC0/T10SO/T1CKI118STRC0/T10SO/T1CKI118STRC0I/ODigital I/O. Timer1 oscillator output.Timer1 oscillator output.T1CKIIITimer1 oscillator output.RC1/T10SI/CCP2129STRC1I/OIDigital I/O. Timer1 oscillator input.RC2/CCP11310STRC2I/ODigital I/O. Timer1 oscillator input.RC2/CCP11310STRC3I/ODigital I/O. Timer1 oscillator input.RC3I/OSTRC4I/OSTRC4I/OSTRC4I/OSTRC4I/OSTRC4 <tdi o<="" td="">I/OSDAI/OIRC5<tdi o<="" td="">STRC5/SDO1613RC5/SDO1613RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714RC6/FX/CK1714</tdi></tdi>	RB7/PGD	28	25	1	TTL/ST <sup>(2)</sup>	
PGD     I/O     In-circuit debugger and ICSP programming data.       RC0/T10S0/T1CKI     11     8     ST       RC0     I/O     Digital I/O.       T10S0     0     Timer1 oscillator output.       T1CKI     I     Timer1 oscillator input.       RC1/T10SI/CCP2     12     9     ST       RC1     I/O     Digital I/O.       T10SI     I     Timer1 oscillator input.       CCP2     I/O     Capture2 input, Compare2 output, PWM2 output.       RC2/CCP1     13     10     ST       RC3     I/O     Digital I/O.       RC3     I/O     Capture1 input, Compare1 output, PWM1 output.       RC3/SCK/SCL     14     11     ST       RC3     I/O     Digital I/O.       SCL     I/O     Synchronous serial clock input/output for SPI mode.       SCL     I/O     Synchronous serial clock input/output for I <sup>2</sup> C mode.       RC4/SDI/SDA     15     12     ST       RC4     I/O     I     SPI data in.       SDA     I/O     SPI data in.       RC5/SDO     16     13     ST       RC6/TX/CK     17     14     ST	RB7			1/0		Digital I/O.
RC0/T10SO/T1CKI118STRC018STRC00100T10SO01T10SO11RC1/T10SI/CCP2129STRC111100T10SI1100CCP2129STRC11100Timer1 external clock input.RC2/CCP113100STRC2100STRC3/SCK/SCL1411STRC3100STRC3140STRC3140STRC4140STRC41512STRC4/SDI/SDA1512STRC5/SDO1613STRC5/SDO1613STRC5/SDO1613STRC5/SDO161714RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617RC5/SDO1617 <td< td=""><td>PGD</td><td></td><td></td><td>1/0</td><td></td><td>In-circuit debugger and ICSP programming data.</td></td<>	PGD			1/0		In-circuit debugger and ICSP programming data.
RC0T10S0/T1CKI       11       8       ST         RC0       1       0       Timer1 external clock input.         T10S0       1       Timer1 external clock input.         T1CKI       1       Timer1 external clock input.         RC1/T10SI/CCP2       12       9       ST         RC1       1       1       Timer1 external clock input.         T10SI       1       1       Timer1 external clock input.         CCP2       10       10       ST         RC2/CCP1       13       10       ST         RC2       100       ST       Digital I/O.         CCP1       13       10       ST         RC3/SCK/SCL       14       11       ST         RC3/SCK/SCL       14       11       ST         RC4       10       ST         RC4/SDI/SDA       15       12       ST         RC5/SDO       16       13       ST         RC5/SDO       16       13       ST         RC5/SDO       16       13       ST         RC5/SDO       16       13       ST         RC6/SDI/SCK       17       14       ST         RC6/SDI						PORTC is a bidirectional I/O port.
NCCDigital I/O.Digital I/O.T10S0I0Timer1 oscillator output.T10S1IITimer1 external clock input.RC1/T10SI/CCP2129STRC1II/ODigital I/O.T10S1IITimer1 oscillator input.CCP2IISTRC2/CCP11310STRC2I/OI/OCapture2 input, Compare2 output, PWM2 output.RC3/SCK/SCL1411STRC3I/OSTRC4I/OV/OSCLI/OSTRC4I/OSTRC4 <tdi o<="" td="">STSDAIII/OSTRC5/SDO1613RC6/SDO1613RC6/SDO17RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO18RC6/SDO17RC6/SDO18RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO17RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO16RC6/SDO17RC6/SDO<td>RC0/T1OSO/T1CKI</td><td>11</td><td>8</td><td></td><td>ST</td><td></td></tdi>	RC0/T1OSO/T1CKI	11	8		ST	
TickiiiTimer external clock input.RC1/T10SI/CCP2129STRC1I/ODigital I/O.T10SIIICCP2I/OCapture2 input, Compare2 output, PWM2 output.RC2/CCP11310STRC2I/OI/OCCP1I/OSTRC3I/OSTRC3I/OSTRC4I/OSTSCLI/OSTRC4I/OSTRC4I/OSTSDIII/OSDAI/OSTRC5 <tdi< td="">I/OSDOISTRC6/TX/CK1714ICSTPC6I/OSDIRC6/TX/CK17II/OSDIISTPC6I/OISTII/OISTISTII/OISTII/OISTII/OISTISTII/OISTII/OII/OII/OII/OISTII/OISTII/OII/OII/OII/OII/OII/OII/O<td>T10S0</td><td></td><td></td><td></td><td></td><td>Digital I/O.</td></tdi<>	T10S0					Digital I/O.
RC1/T10SI/CCP2       12       9       ST       Digital I/O.         RC1       I       I/O       Immer1 oscillator input.       Capture2 input, Compare2 output, PWM2 output.         RC2/CCP1       13       10       ST       Digital I/O.       Capture2 input, Compare2 output, PWM2 output.         RC2/CCP1       13       10       ST       Digital I/O.       Capture2 input, Compare1 output, PWM1 output.         RC3/SCK/SCL       14       11       ST       Digital I/O.       Capture1 input, Compare1 output, PWM1 output.         RC3/SCK/SCL       14       11       ST       Digital I/O.       Synchronous serial clock input/output for SPI mode.         SCL       I/O       I/O       Synchronous serial clock input/output for I <sup>2</sup> C mode.       Synchronous serial clock input/output for I <sup>2</sup> C mode.         RC4/SDI/SDA       15       12       ST       Digital I/O.       SPI data in.         SDA       I/O       I/O       SPI data in.       I <sup>2</sup> C data I/O.       SPI data out.         RC5/SDO       16       13       ST       Digital I/O.       SPI data out.         RC6/TX/CK       17       14       ST       Digital I/O.       SPI data out.	T1CKI			Ĭ		Timer 1 external clock input.
RC1 T1OSI CCP2II/ODigital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.RC2/CCP11310STDigital I/O. Capture2 input, Compare1 output, PWM1 output.RC2/CCP11310STDigital I/O. Capture1 input, Compare1 output, PWM1 output.RC3/SCK/SCL1411STDigital I/O. Capture1 input, Compare1 output, PWM1 output.RC3/SCK/SCL1411STRC3I/OSTDigital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I²C mode.RC4/SDI/SDA1512STRC4I/OSTDigital I/O. SPI data in. I/OSDAI613STRC5I6I3STRC6/TX/CK1714STPC6I/OST	RC1/T1OSI/CCP2	12	9		ST	
T1OSI CCP2IITimer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.RC2/CCP11310STRC2 CCP11310STRC3 SCK1411STRC3 SCL1411STRC4 SDI SDA1512STRC5/SDO SDO1613STRC5/SDO SDO1613STRC6/TX/CK1714STPC610STPC61714PC61714PC610STPC610STPC610ST	RC1			I/O		Digital I/O.
CCP2I/OCapture2 input, Compare2 output, PWM2 output.RC2/CCP11310STRC2I/OI/ODigital I/O.CCP1I/OI/OCapture1 input, Compare1 output, PWM1 output.RC3/SCK/SCL1411STRC3I/ODigital I/O.SCKI/OSynchronous serial clock input/output for SPI mode.SCLI/OSynchronous serial clock input/output for I <sup>2</sup> C mode.RC4/SDI/SDA1512STRC4I/OSpi data in.SDAI/OI/ORC5/SDO1613STRC5I/OSPI data in.SDOISTRC6/TX/CK1714STPC6I/OST	T1OSI					Timer1 oscillator input.
RC2/CCP1       13       10       ST       Digital I/O.         RC2       1/0       1/0       Digital I/O.       Capture1 input, Compare1 output, PWM1 output.         RC3/SCK/SCL       14       11       ST       Digital I/O.       Capture1 input, Compare1 output, PWM1 output.         RC3/SCK/SCL       14       11       ST       Digital I/O.       Capture1 input, Compare1 output, PWM1 output.         RC3/SCK/SCL       14       11       ST       Digital I/O.       Synchronous serial clock input/output for SPI mode.         SCK       1/0       1/0       Synchronous serial clock input/output for SPI mode.       Synchronous serial clock input/output for I <sup>2</sup> C mode.         RC4/SDI/SDA       15       12       ST       Digital I/O.         SDI       1       1/0       SPI data in.       I <sup>2</sup> C data I/O.         SDA       16       13       ST       Digital I/O.         RC5/SDO       16       13       ST       Digital I/O.         SDO       0       0       SPI data in.       I/C data I/O.         SDO       0       0       SPI data out.       SPI data out.         RC6/TX/CK       17       14       ST       District I/O		40		1/0		Capture2 input, Compare2 output, PWM2 output.
INO2       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Capture1 input, Compare1 output, PWM1 output.         RC3/SCK/SCL       14       11       ST       Image: CCP1       Image: CCP1       Digital I/O.         RC3/SCK/SCL       14       11       ST       Image: CCP1       Digital I/O.       Stream         RC3       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Digital I/O.         SCK       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Digital I/O.         SCK       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Digital I/O.         SCL       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1       Image: CCP1         RC4/SDI/SDA       15       12       ST       Image: CCP1       <	RC2/CCP1	13	10		ST	Distict VO
RC3/SCK/SCL     14     11     ST       RC3     14     11     ST       RC3     14     11     ST       RC3     14     11     ST       RC3     14     11     ST       Digital I/O.     Synchronous serial clock input/output for SPI mode.       SCL     1/O     Synchronous serial clock input/output for I <sup>2</sup> C mode.       RC4/SDI/SDA     15     12     ST       RC4     10     SPI data in.       SDI     1     SPI data in.       SDA     16     13     ST       RC5/SDO     16     13     ST       RC5     0     0     SPI data out.       RC6/TX/CK     17     14     ST	CCP1			1/0		Digital #0. Canture1 input Compare1 output PWM1 output
RC3       I/O       Digital I/O.         SCK       I/O       Synchronous serial clock input/output for SPI mode.         SCL       I/O       Synchronous serial clock input/output for SPI mode.         RC4/SDI/SDA       15       12       ST         RC4       I/O       ST         RC4       I/O       Digital I/O.         SDI       1       SPI data in.         SDA       I/O       I/O         RC5/SDO       16       13       ST         RC5       I/O       O       SPI data I/O.         SDO       0       ST         RC6/TX/CK       17       14       ST         PC6       I/O       ST	RC3/SCK/SCL	14	11		ST	i i i i i i i i i i i i i i i i i i i
SCK       I/O       I/O       Synchronous serial clock input/output for SPI mode.         SCL       I/O       Synchronous serial clock input/output for I <sup>2</sup> C mode.         RC4/SDI/SDA       15       12       ST         RC4       I/O       I/O       Digital I/O.         SDI       I       SPI data in.         SDA       I/O       I <sup>2</sup> C data I/O.         RC5/SDO       16       13       ST         RC5       I/O       Digital I/O.         SDO       0       SPI data out.         RC6/TX/CK       17       14       ST	RC3			1/0	•	Digital I/O.
SCL     I/O     Synchronous serial clock input/output for I <sup>2</sup> C mode.       RC4/SDI/SDA     15     12     ST       RC4     I/O     Digital I/O.       SDI     I     SPI data in.       SDA     I/O     I <sup>2</sup> C data I/O.       RC5/SDO     16     13     ST       RC5     I/O     Digital I/O.       SDO     O     SPI data out.       RC6/TX/CK     17     14	SCK			I/O		Synchronous serial clock input/output for SPI mode.
RC4/SDI/SDA     15     12     ST       RC4     I     I/O     Digital I/O.       SDI     I     SPI data in.       SDA     I/O     I²C data I/O.       RC5/SDO     16     13     ST       RC5     I/O     Digital I/O.       SDO     0     SPI data out.       RC6/TX/CK     17     14	SCL			1/0		Synchronous serial clock input/output for I <sup>2</sup> C mode.
NC4     Digital I/O     Digital I/O.       SDI     I     SPI data in.       SDA     I/O     I²C data I/O.       RC5/SDO     16     13     ST       RC5     I/O     Digital I/O.       SDO     0     SPI data out.       RC6/TX/CK     17     14     ST	RC4/SDI/SDA	15	12		ST	
SDA     I/O     I/O     I/C data II.       RC5/SDO     16     13     ST       RC5     I/O     Digital I/O.       SDO     O     SPI data out.       RC6/TX/CK     17     14     ST	SDI			10		Ulgital I/O. SPI data in
RC5/SDO         16         13         ST         Digital I/O.           RC5         I/O         Digital I/O.         Digital I/O.           SDO         O         SPI data out.           RC6/TX/CK         17         14         ST	SDA			1/0		$l^2C$ data i/O.
RC5     I/O     Digital I/O.       SDO     O     SPI data out.       RC6/TX/CK     17     14     ST	RC5/SDO	16	13		ST	
SDO     O     SPI data out.       RC6/TX/CK     17     14     ST       PC6     VO     ST=100	RC5			1/0		Digital I/O.
RC6/TX/CK 17 14 ST Protection	SDO			0		SPI data out.
	RC6/TX/CK	17	14		ST	
TX UIGRAI I/O. UIGRAI I/O.	TX					UIGRAI I/O.
CK I/O USART1 synchronous clock.	CK	1		ivo		USART1 synchronous clock.
RC7/RX/DT 18 15 ST	RC7/RX/DT	18	15		ST	- · · · · · · · · · · · · · · · · · · ·
RC7 I/O Digital I/O.	RC7			1/0		Digital I/O.
KX I USART asynchronous receive.	RX DT					USART asynchronous receive.
Viss B 10 5.6 D Original Structure Line Line Line Line Line Line Line Lin	Vee	8 10	R.C.			
Von 20 17 P Ground reference for logic and I/O pins.	Von	20, 19	17			Council reference for logic and I/O pins.
Lessandi La input	logondu i - insut	20	1/	<u>۳</u>		Prositive supply for logic and I/O pins.
= Not used TTL = TTL input ST = Schmitt Trigger input		ed TTL=T	put TL inner	1/0 t ST	- Imput/output = Schmitt Triz	t P = power

This buffer is a Schmitt Trigger input when configured as the external interrupt. This buffer is a Schmitt Trigger input when used in Serial Programming mode. Note 1:

2;

This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise. 3:

© 2003 Microchip Technology Inc.

DS39582B-page 9

#### TABLE 1-3: PIC16F874A/877A PINOUT DESCRIPTION

Pin Name	PDiP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1 CLKI	13	14	30	32	ł	ST/CMOS <sup>(4)</sup>	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO OSC2 CLKO	14	15	31	33	0 0	-	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP MCLR VPP	1	2	18	18	l P	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active low Reset to the device. Programming voltage input.
						ľ	PORTA is a bidirectional I/O port.
RAO/ANO RAO ANO	2	3	19	19	1/O 1	TTL	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	20	1/O 1	TTL	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	5	21	21	1/0     0	TTL	Digital I/O. Analog input 2. A/D reference voltage (Low) input. Comparator VREE output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	6	22	22	1/Q 1 1	TTL	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI/C1OUT RA4 T0CKI	6	7	23	23	1/0 1	ST	Digital I/O – Open-drain when configured as output. Timer0 external clock input.
RA5/AN4/SS/C2OUT RA5 AN4 SS C2OUT	7	8	24	24	1/0     0	TTL	Digital I/O. Analog input 4. SPI slave select input. Comparator 2 output.

--- = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16F87XA

Pin Name	PDIP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	i/O/P Type	Buffer Type	Description
							PORTB is a bidirectional I/O port. PORTB can be
							inputs.
RB0/INT	33	36	8	9			1
RB0					1/0		Digital I/O.
INT					l I		External interrupt.
RB1	34	37	9	10	I/O	TTL	Digital I/O.
RB2	35	38	10	11	1/0	TTL	Digital I/O.
RB3/PGM	36	39	11	12	}	ΠL	
RB3					I/O		Digital I/O.
PGM	ļ				1		Low-voltage ICSP programming enable pin.
RB4	37	41	14	14	I/O	TTL	Digital I/O.
RB5	38	42	15	15	I/O	TTL	Digital I/O.
RB6/PGC	39	43	16	16		TTL/ST(2)	
RB6					1/0		Digital I/O.
PGC					H		In-circuit debugger and ICSP programming clock.
RB7/PGD	40	44	17	17		TTL/ST(2)	
RB7					1/0		Digital I/O.
PGD					I/O		In-circuit debugger and ICSP programming data.
Legend: I = inp	out O	= output	t	I/O = i	nout/outr	out F	P = Dower

#### **TABLE 1-3:** PIC16F874A/877A PINOLIT DESCRIPTION (CONTINUED)

- = Not used TTL = TTL input ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

© 2003 Microchip Technology Inc.

<u>. 18</u>

Pin Name	PDIP Pin#	PLCC Pin#	TQFP Pin#	QFN Pin#	l/O/P Type	Buffer Type	Description
							PORTC is a bidirectional I/O port.
RC0/T1OSO/T1CKI RC0 71OSO 71CKI	15	16	32	34	1/0 0 1	ST	Digital I/O. Timert oscillator output. Timert external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	16	18	35	35	1/0 1 1/0	ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	17	19	36	36	1/0 1/0	ST	Digital I/O. Capture1 input, Compare1 output, PWM1 output.
RC3/SCK/SCL RC3 SCK	18	20	37	37	1/0 1/0	ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL					1/0		Synchronous serial clock input/output for I <sup>2</sup> C mode.
RC4/SDI/SDA RC4 SDI SDA	23	25	42	42	1/0 1 1/0	ST	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.
RC5/SDO RC5 SDO	24	26	43	43	1/O O	ST	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	27	44	44	1/0 0 1/0	ST	Digital I/O. USART asynchronous transmit. USART1 synchronous clock.
RC7/RX/DT RC7 RX DT	26	29	1	1	1/0  - 1/0	ST	Digital I/O. USART asynchronous receive. USART synchronous data.

#### TABLE 1-3: PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED)

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16F87XA

#### **TABLE 1-3:** PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED)

	Pin#	Pin#	Pin#	Pin#	Type	Type	
the second se					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-76-	
							PORTD is a bidirectional I/O port or Parallel Slave
DDADEDA	40	04				or (3)	Port when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38	38	١٧O	SITTL	Digital I/O
PSP0					1/0		Parallel Slave Port data.
RD1/PSP1	20	22	39	39		ST/TTL <sup>(3)</sup>	
RD1			t I		1/0		Digital I/O.
PSP1					I/O		Parallel Slave Port data.
RD2/PSP2	21	23	40	40		ST/TTL <sup>(3)</sup>	
RD2					1/0		Digital I/O.
	00	24			1/0	or (3)	Parallel Slave Port data.
RD3	22	24	41	41	IΩ	SIAL	
PSP3					1/O		Parallel Slave Port data.
RD4/PSP4	27	30	2	2		ST/TTL <sup>(3)</sup>	
RD4					I/O		Digital I/O.
PSP4					1/0	6	Parallel Slave Port data.
RD5/PSP5	28	31	3	3		ST/TTL <sup>(3)</sup>	
RD5					1/0		Digital I/O.
PSP5					1/0	(2)	Parallel Slave Port data.
RD6/PSP6	29	32	4	4	VO	ST/TTL(3)	Disited 1/O
PSP6					1/0		Digital I/O. Parallel Slave Port data
RD7/PSP7	30	33	5	5		ST/TTI (3)	
RD7			Ŭ	Ŭ	1/O	UNTIL	Digital I/O.
PSP7					I/O		Parallel Slave Port data.
							PORTE is a bidirectional I/O port.
RE0/RD/AN5	8	9	25	25		ST/TTL <sup>(3)</sup>	
REO			-		I/O		Digital I/O.
					1		Read control for Parallel Slave Port.
DE1 AND ANG		10	26	26	'	от/ <del>тт</del> (3)	Analog liiput 5.
RE1	5	10	20	20	1/0	51/11L*/	Digital I/O
WR					1		Write control for Parallel Slave Port.
AN6					E		Analog input 6.
RE2/CS/AN7	10	11	27	27		ST/TTL <sup>(3)</sup>	
RE2					I/O		Digital I/O.
							Chip select control for Parallel Slave Port.
Vee	12 31	13 34	6 20	6 30			Cround references for logic and VO ping
V35	12,31	10, 04	0, 29	0, 30, 31	۳		Ground reference for logic and I/O pins.
VDD	11, 32	12, 35	7, 28	7, 8, 28, 29	Р	-	Positive supply for logic and I/O pins.
NC		1, 17, 28, 40	12,13, 33, 34	13			These pins are not internally connected. These pins should be left unconnected.
Legend: 1 = input	0	= output	<b>-</b>	l/O = i	nput/outp	ut P	' ≠ power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode.
 This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

### 11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the 28-pin devices and eight for the 40/44-pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low-voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCC/N1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference) or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro<sup>®</sup> Mid-Range MCU Family Reference Manual (DS33023).

#### REGISTER 11-1: ADCON0 REGISTER (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	
bit 7							bit 0	

#### bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	91	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
l	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = Channel 0 (ANO)
- 001 = Channel 1 (AN1)
- 010 = Channel 2 (AN2)
- 011 = Channel 3 (AN3)
- 100 = Channel 4 (AN4)
- 101 = Channel 5 (AN5)
- 110 = Channel 6 (AN6)
- 111 = Channel 7 (AN7)
  - Note: The PIC16F873A/876A devices only implement A/D channels 0 through 4; the unimplemented selections are reserved. Do not select any unimplemented channels with these devices.
- bit 2 GO/DONE: A/D Conversion Status bit

#### When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
  - 1 = A/D converter module is powered up
  - 0 = A/D converter module is shut-off and consumes no operating current

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2003 Microchip Technology Inc.

DS39582B-page 127

## PIC16F87XA

#### REGISTER 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

F:/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2			PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

#### bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in shaded area and in **bold**)

ADCON1 ADCON0 <adcs2> <adcs1:adcs0></adcs1:adcs0></adcs2>		Clock Conversion			
0	00	Fosc/2			
0	01	Fosc/8			
0	10	Fosc/32			
0	11	FRC (clock derived from the internal A/D RC oscillator)			
1	00	osc/4			
1	01	Fosc/16			
1	10	Fosc/64			
1	11	FRC (clock derived from the internal A/D RC oscillator)			

bit 5-4 Unimplemented: Read as '0'

#### bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	A	A	A	Α	Α	VDD	Vss	8/0
0001	Α	Α	A	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	A	Α	A	Α	Vod	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	A	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	—		0/0
1000	Α	A	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	A	A	Α	Α	VDD	Vss	6/0
1010	Ď	D	A	Α	VREF+	A	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: On any device Reset, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.

© 2003 Microchip Technology Inc.

The ADRESH:ADRESL registers contain the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D Result register pair, the GO/DONE bit (ADCON0<2>) is cleared and the A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see Section 11.1 "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started.

To do an A/D Conversion, follow these steps:

- 1. Configure the A/D module:
  - Configure analog pins/voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set PEIE bit
  - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete by either:
  - Polling for the GO/DONE bit to be cleared (interrupts disabled); OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For the next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD.



#### FIGURE 11-1: A/D BLOCK DIAGRAM

n talahki daga merupakan kelukan kelukan dari kelukan kelukan kelukan kelukan kelukan kelukan kelukan kelukan k

#### 11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch impedance (Rss) directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD); see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . As the impedance is decreased, the acquisition time may be

#### EQUATION 11-1: ACQUISITION TIME

decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PICmicro<sup>®</sup> Mid-Range MCU Family Reference Manual (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient	
	= TAMP + TC + TCOFF	
	= $2 \mu s + T_C + [(Temperature - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$	
TC	= CHOLD (RIC + RSS + RS) $\ln(1/2047)$	
	= $-120 \text{ pF} (1 \text{ k}\Omega + 7 \text{ k}\Omega + 10 \text{ k}\Omega) \text{ In}(0.0004885)$	
	$= 16.47 \mu s$	
TACQ	= $2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$	
	$= 19.72 \mu s$	

Note 1:	The reference voltage (VREF) has no effect on the equation since it cancels itself o	out.
2	The charge holding capacitor (CHOLD) is not discharged after each conversion.	
2	The maximum recommended impedance for analog sources is $2.5 \mathrm{kO}$ . This is requ	uired to meet the nin
	leakage specification.	

#### FIGURE 11-2: ANALOG INPUT MODEL



#### 11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

### 11.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note 1:	When reading the port register, any pin
	configured as an analog input channel will read as cleared (a low level). Pins config-
	ured as digital inputs will convert an analog input. Analog levels on a digitally config-
	ured input will not affect the conversion accuracy.
2:	Analog levels on any pin that is defined as a digital input (including the AN7:AN0
	pins) may cause the input buffer to con- sume current that is out of the device specifications.

#### TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

AD Clo	AD Clock Source (TAD)		
Operation	ADCS2:ADCS1:ADCS0	Maximum Device Frequency	
2 Tosc	000	1.25 MHz	
4 Tosc	100	2.5 MHz	
8 Tosc	001	5 MHz	
16 Tosc	101	10 MHz	
32 Tosc	010	20 MHz	
64 Tosc	110	20 MHz	
RC <sup>(1, 2, 3)</sup>	x11	(Note 1)	

Note 1: The RC source has a typical TAD time of 4 µs but can vary between 2-6 µs.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 17.0 "Electrical Characteristics".

#### 11.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, the next acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

In Figure 11-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

#### FIGURE 11-3: A/D CONVERSION TAD CYCLES



#### 11.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 11-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.





#### 11.5 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note:	For the A/D module to operate in Sleep,
	the A/D clock source must be set to RC
	(ADCS1:ADCS0 = 11). To allow the con-
	version to occur during Sleep, ensure the
	SLEEP instruction immediately follows the
	instruction that sets the GO/DONE bit.

#### 11.6 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on MCLR, WDT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMROLE	INTE	RBIE	TMROIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
1Eh	ADRESH	A/D Resu	A/D Result Register High Byte						хххх хххх	บบบบ บบบบ	
9Eh	ADRESL	A/D Resu	lt Registe	r Low Byte	)					XXXX XXXX	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2			PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
85h	TRISA			PORTAD	PORTA Data Direction Register					11 1111	11 1111
05h	PORTA			PORTA C	PORTA Data Latch when written: PORTA pins when read					0x 0000	0u 0000
89h <sup>(1)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE		PORTE Da	ta Directio	1 bits	0000 -113	0000 -111
09h <sup>(1)</sup>	PORTE		<u> </u>				RE2	RE1	RE0	xxx	uuu

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers are not available on 28-pin devices.

### **General Description**

he MAX220–MAX249 family of line drivers/receivers is itended for all EIA/TIA-232E and V.28/V.24 communicaons interfaces, particularly applications where  $\pm 12V$  is ot available.

hese parts are especially useful in battery-powered systems, since their low-power shutdown mode reduces ower dissipation to less than  $5\mu$ W. The MAX225, IAX233, MAX235, and MAX245/MAX246/MAX247 use o external components and are recommended for appliations where printed circuit board space is critical.

#### **Applications**

Portable Computers Low-Power Modems Interface Translation

Battery-Powered RS-232 Systems

Multidrop RS-232 Networks

#### Superior to Bipolar

- Operate from Single +5V Power Supply (+5V and +12V—MAX231/MAX239)
- Low-Power Receive Mode in Shutdown (MAX223/MAX242)
- Meet All EIA/TIA-232E and V.28 Specifications
- Multiple Drivers and Receivers
- 3-State Driver and Receiver Outputs
- Open-Line Detection (MAX243)

#### \_Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX220CPE	0°C to +70°C	16 Plastic DIP
MAX220CSE	0°C to +70°C	16 Narrow SO
MAX220CWE	0°C to +70°C	16 Wide SO
MAX220C/D	0°C to +70°C	Dice*
MAX220EPE	-40°C to +85°C	16 Plastic DIP
MAX220ESE	-40°C to +85°C	16 Narrow SO
MAX220EWE	-40°C to +85°C	16 Wide SO
MAX220EJE	-40°C to +85°C	16 CERDIP
MAX220MJE	-55°C to +125°C	16 CERDIP

Ordering Information continued at end of data sheet. \*Contact factory for dice specifications.

### \_\_Selection Table

	Power	No. of		Nominal	SHDN	Rx		
art	Supply	RS-232	No. of	Cap. Value	& Three-	Active in	Data Rate	
lumber	<u></u>	Drivers/Rx	Ext. Caps	<u>(µF)</u>	State	<u>SHDN</u>	(kbps)	Features
<u>AAX220</u>	+5	2/2	4	0.1	No		120	Ultra-low-power, industry-standard pinout
1AX222	+5	2/2	4	0.1	Yes	<del></del>	200	Low-power shutdown
AX223 (MAX213)	+5	4/5	4	1.0 (0.1)	Yes	¥	120	MAX241 and receivers active in shutdown
1AX225	+5	5/5	0		Yes	*	120	Available in SO
4AX230 (MAX200)	+5	5/0	4	1.0 (0.1)	Yes	—	120	5 drivers with shutdown
4AX231 (MAX201)	+5 and	2/2	2	1.0 (0.1)	No		120	Standard +5/+12V or battery supplies;
	+7.5 to +13.2							same functions as MAX232
AAX232 (MAX202)	+5	2/2	4	1.0 (0.1)	No	-	120 (64)	Industry standard
1AX232A	+5	2/2	4	0.1	No		200	Higher slew rate, small caps
1AX233 (MAX203)	+5	2/2	0	_	No		120	No external caps
MAX233A	+5	2/2	0		No		200	No external caps, high slew rate
1AX234 (MAX204)	+5	4/0	4	1.0 (0.1)	No		120	Replaces 1488
4AX235 (MAX205)	+5	5/5	0	_	Yes		120	No external caps
1AX236 (MAX206)	+5	4/3	4	1.0 (0.1)	Yes	_	120	Shutdown, three state
1AX237 (MAX207)	+5	5/3	4	1.0 (0.1)	No	*****	120	Complements IBM PC serial port
MAX238 (MAX208)	+5	4/4	4	1.0 (0.1)	No	_	120	Replaces 1488 and 1489
/AX239 (MAX209)	+5 and	3/5	2	1.0 (0.1)	No		120	Standard +5/+12V or battery supplies;
	+7.5 to +13.2							single-package solution for IBM PC serial port
1AX240	+5	5/5	4	1.0	Yes		120	DIP or flatpack package
AX241 (MAX211)	+5	4/5	4	1.0 (0.1)	Yes		120	Complete IBM PC serial port
MAX242	+5	2/2	4	0.1	Yes	V	200	Separate shutdown and enable
1AX243	+5	2/2	4	0.1	No	<u> </u>	200	Open-line detection simplifies cabling
1AX244	+5	8/10	4	1.0	No	_	120	High slew rate
1AX245	+5	8/10	0	_	Yes	<b>v</b>	120	High slew rate, int. caps, two shutdown modes
1AX246	+5	8/10	0		Yes	<b>v</b>	120	High slew rate, int. caps, three shutdown modes
1AX247	+5	8/9	0	—	Yes	¥	120	High slew rate, int. caps, nine operating modes
1AX248	+5	8/8	4	1.0	Yes	¥	120	High slew rate, selective half-chip enables
1AX249	+5	6/10	4	1.0	Yes	✓	120	Available in quad flatpack package
								· · · · · · · · · · · · · · · · · · ·

#### MIXIM

Maxim Integrated Products 1

<sup>+</sup>or pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at -888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

#### **\BSOLUTE MAXIMUM RATINGS-MAX220/222/232A/233A/242/243**

upply Voltage (V <sub>CC</sub> )0.3V to +6V uput Voltages	20-Pin Plastic DIP (derate 8.00mW/°C above +70°C)440mW 16-Pin Narrow SO (derate 8.70mW/°C above +70°C)696mW
iput Voltages           TIN         -0.3V to (V <sub>CC</sub> - 0.3V)           RiN (Except MAX220)         ±30V           RIN (MAX220)         ±25V           TOUT (Except MAX220) (Note 1)         ±15V           TOUT (MAX220)         ±13.2V           utput Voltages         ±15V           TOUT         ±15V           ROUT         -0.3V to (V <sub>CC</sub> + 0.3V)           river/Receiver Output Short Circuited to GND         Continuous	16-Pin Narrow SO (derate 8.70mW/°C above +70°C)696mW 16-Pin Wide SO (derate 9.52mW/°C above +70°C)762mW 18-Pin Wide SO (derate 9.52mW/°C above +70°C)762mW 20-Pin Wide SO (derate 10.00mW/°C above +70°C)800mW 20-Pin SSOP (derate 8.00mW/°C above +70°C)800mW 16-Pin CERDIP (derate 10.00mW/°C above +70°C)800mW 18-Pin CERDIP (derate 10.53mW/°C above +70°C)800mW 18-Pin CERDIP (derate 10.53mW/°C above +70°C)842mW Operating Temperature Ranges MAX2AC, MAX2C
ontinuous Power Dissipation (T <sub>A</sub> = +70°C) 16-Pin Plastic DIP (derate 10.53mW/°C above +70°C)842mW 18-Pin Plastic DIP (derate 11.11mW/°C above +70°C)889mW	MAX2AM, MAX2M55°C to +125°C Storage Temperature Range65°C to +160°C Lead Temperature (soldering, 10s)+300°C

lote 1: Input voltage measured with  $T_{OUT}$  in high-impedance state,  $\overline{SHDN}$  or  $V_{CC} = 0V$ .

**lote 2:** For the MAX220, V+ and V- can have a maximum magnitude of 7V, but their absolute difference cannot exceed 13V. tresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional peration of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to bsolute maximum rating conditions for extended periods may affect device reliability.

#### :LECTRICAL CHARACTERISTICS-MAX220/222/232A/233A/242/243

 $/CC = +5V \pm 10\%$ , C1-C4 = 0.1µF, MAX220, C1 = 0.047µF, C2-C4 = 0.33µF, TA = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER		MIN	ТҮР	MAX	UNITS	
RS-232 TRANSMITTERS	<b></b>	<b></b>				L
Output Voltage Swing All transm		utputs loaded with $3k\Omega$ to GND	±5	±8		V
Input Logic Threshold Low				1.4	0.8	V
Innut Logic Throphold Lligh	All devices exce	ept MAX220	2	1.4		v
input Logic Threshold High	MAX220: V <sub>CC</sub> =	5.0V	2.4			
Logia Pull Un/Input Current	All except MAX2	220, normal operation		5	40	μA
Logic Puil-Op/input Current	SHDN = OV, MA	X222/242, shutdown, MAX220		±0.01	±1	
Output Lookage Current	V <sub>CC</sub> = 5.5V, SHI	DN = 0V, VOUT = ±15V, MAX222/242	•	±0.01	±10	μA
Output Leakage Current	Vcc = SHDN =	0V, VOUT = ±15V		±0.01	±10	
Data Rate		· · · · · · · · · · · · · · · · · · ·		200	116	kops
Transmitter Output Resistance	$V_{CC} = V_{+} = V_{-} =$	= 0V, VOUT = ±2V	300	10M	<u></u>	Ω
Output Short-Circuit Current	Vout = 0V		±7	±22		mA
RS-232 RECEIVERS	····			. <u></u>		
RS-232 Input Voltage Operating Range				···· ·······	±30	V
PS 232 Japut Threshold Low	$V_{\rm CC} = 5V$	All except MAX243 R2IN	0.8	1.3	<u> </u>	
no-zoz input meshold tow		MAX243 R2 <sub>IN</sub> (Note 2)	-3	·····		Ţ
PS 222 Input Throshold High	Mag. EV	All except MAX243 R2IN		1.8	2.4	V
no-zoz input miesnoù righ	$V_{CC} = 5V$	MAX243 R2 <sub>IN</sub> (Note 2)		-0.5	-0.1	
BS-232 Input Hystoresis	All except MAX243, $V_{CC} = 5V$ , no hysteresis in shdn. MAX243			0.5	1	V
				1		
RS-232 Input Resistance			3	5	7	kΩ
TTL/CMOS Output Voltage Low	lout = 3.2mA			0.2	0.4	V
TTL/CMOS Output Voltage High	IOUT = -1.0mA		3.5	Vcc - 0.2		V
TH /CMOS Output Short Circuit Current	Sourcing V <sub>OUT</sub> = GND Shrinking V <sub>OUT</sub> = V <sub>CC</sub>			-10		
				30		mA

ΜΛΧΙΜ

#### :LECTRICAL CHARACTERISTICS—MAX220/222/232A/233A/242/243 (continued)

/<sub>CC</sub> = +5V ±10%, C1–C4 = 0.1µF, MAX220, C1 = 0.047µF, C2–C4 = 0.33µF, TA = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PARAMETER	C	ONDITIONS	MIN	ТҮР	MAX	UNITS	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TTL/CMOS Output Leakage Current	t Leakage Current $\overrightarrow{SHDN} = V_{CC} \text{ or } \overrightarrow{EN} = V_{CC} (\overrightarrow{SHDN} = 0V \text{ for MAX22} OV \le V_{OUT} \le V_{CC}$			±0.05	±10	μA	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	EN Input Threshold Low	MAX242		1.4	0.8	V		
	EN Input Threshold High	MAX242	2.0	1.4		V		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Operating Supply Voltage	· · · · · · · · · · · · · · · · · · ·		4.5		5.5	V	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Nalaad	MAX220		0.5	2		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$V_{CC}$ Supply Current (SHDN = $V_{CC}$ ),		MAX222/232A/233A/242/243		4	10	-	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Figures 5, 6, 11, 19	3kΩ load	MAX220		12		MA	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		both inputs	MAX222/232A/233A/242/243		15		1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			T <sub>A</sub> = +25°C	·	0.1	10	-	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Obuddaura Ouranha Ouranah	NAN 1000/040	$T_A = 0^{\circ}C$ to $+70^{\circ}C$		2	50		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Snutdown Supply Current	MAX222/242	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		2	50	μA	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			T <sub>A</sub> = -55°C to +125°C		35	100	1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SHDN Input Leakage Current	MAX222/242	F			±1	μA	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SHDN Threshold Low	MAX222/242			1.4	0.8	V	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SHDN Threshold High	MAX222/242		2.0	1.4		V	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Transition Slew Bate	C <sub>L</sub> = 50pF to 2500pF, R <sub>L</sub> = $3k\Omega$ to $7k\Omega$ , Voc = 5V Ta = $\pm 25^{\circ}C$	MAX222/232A/233A/242/243	6	12	30	- V/µs	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Transition Siew nate	measured from +3V to -3V or -3V to +3V	MAX220	1.5	3	30		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		*	MAX222/232A/233A/242/243		1.3	3.5	μs	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Transmitter Propagation Delay	PHLI	MAX220		4	10		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Figure 1	tour	MAX222/232A/233A/242/243		1.5	3.5		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		PLHI	MAX220			10		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		t	MAX222/232A/233A/242/243		0.5	1		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Receiver Propagation Delay	PHLR	MAX220		0.6	3		
$\frac{PLHH}{MAX220} \qquad 0.8 \qquad 3$ Receiver Propagation Delay RS-232 to TLL (Shutdown), Figure 2 Receiver-Output Enable Time, Figure 3 Receiver-Output Enable Time, Figure 3 Receiver-Output Disable Time, Figure 3 Receiver-Output Enable Time, Figure 3 Receiver-Output Enable Time, Figure 3 Transmitter-Output Enable Time (SHDN Goes High), Figure 4 Transmitter-Output Disable Time (SHDN Goes Low), Figure 4 Transmitter + to - Propagation Delay Difference (Normal Operation) Receiver + to - Propagation Delay Difference (Normal Operation) Receiver + to - Propagation Delay Difference (Normal Operation) TPHLR - TPLHR $\frac{MAX222}{MAX222} \qquad 0.1 \mu F caps \\ MAX222/232A/233A/242/243 \qquad 300 \\ MAX222/232A/233A/242/243 \qquad 300 \\ ms \\ MAX222/232A/233A/242/243 \qquad 100 \\ ms \\ MaX220 & 225 \\ ms \\ ms \\ Max220 & 225 \\ ms \\ m$	Figure 2	tours	MAX222/232A/233A/242/243		0.6	1		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			MAX220		0.8	3	]	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Receiver Propagation Delay	<b>TPHLS</b>	MAX242		0.5	10		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	RS-232 to TLL (Shutdown), Figure 2	<b>t</b> PLHS	MAX242		2.5	10	- μs	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Receiver-Output Enable Time, Figure 3	ter	MAX242		125	500	ns	
Transmitter-Output Enable Time (SHDN Goes High), Figure 4terMAX222/242, 0.1µF caps (includes charge-pump start-up)250µsTransmitter-Output Disable Time (SHDN Goes Low), Figure 4totMAX222/242, 0.1µF caps600nsTransmitter + to - Propagation Delay Difference (Normal Operation)tert tert tertMAX222/232A/233A/242/243300nsReceiver + to - Propagation Delay Difference (Normal Operation)tert tertMAX222/232A/233A/242/243100nsReceiver + to - Propagation Delay Difference (Normal Operation)tert tertMAX222/232A/233A/242/243100ns	Receiver-Output Disable Time, Figure 3	tor.	MAX242		160	500	ns	
Transmitter-Output Disable Time (SHDN Goes Low), Figure 4torMAX222/242, 0.1µF caps600nsTransmitter + to - Propagation Delay Difference (Normal Operation)tPHLT - tPLHTMAX222/232A/233A/242/243300nsReceiver + to - Propagation Delay Difference (Normal Operation)tPHLR - tPLHRMAX222/232A/233A/242/243300nsReceiver + to - Propagation Delay Difference (Normal Operation)tPHLR - tPLHRMAX222/232A/233A/242/243100ns	Transmitter-Output Enable Time (SHDN Goes High), Figure 4	ter	MAX222/242, 0.1µF caps (includes charge-pump start-up)		250		μs	
Transmitter + to - Propagation       tPHLT - tPLHT       MAX222/232A/233A/242/243       300       ns         Delay Difference (Normal Operation)       tPHLT - tPLHT       MAX220       2000       ns         Receiver + to - Propagation       tPHLR - tPLHR       MAX222/232A/233A/242/243       100       ns         Delay Difference (Normal Operation)       tPHLR - tPLHR       MAX220       225       ns	Transmitter-Output Disable Time (SHDN Goes Low), Figure 4	tot	MAX222/242, 0.1µF caps		600		ns	
Receiver + to - Propagation     tpHLR - tpLHR     MAX222/232A/233A/242/243     100       Delay Difference (Normal Operation)     tpHLR - tpLHR     MAX220     225	Transmitter + to - Propagation Delay Difference (Normal Operation)	tрнст - tрснт	MAX222/232A/233A/242/243		300		ns	
Delay Difference (Normal Operation)			MAY222/222A/222A/222A/242/242		100		<u> </u>	
	Delay Difference (Normal Operation)	tphlr - tplhr	MAX220		225	. <u>.</u>	ns	

lote 3: MAX243 R2<sub>OUT</sub> is guaranteed to be low when R2<sub>IN</sub> is  $\ge$  0V or is floating.



3

F

### **Typical Operating Characteristics**

#### MAX220/MAX222/MAX232A/MAX233A/MAX242/MAX243



MIXIM



Figure 1. Transmitter Propagation-Delay Timing







Figure 2. Receiver Propagation-Delay Timing



Figure 4. Transmitter-Output Disable Timing



MAXIM

#### **Detailed Description**

he MAX220-MAX249 contain four sections: dual harge-pump DC-DC voltage converters, RS-232 driers, RS-232 receivers, and receiver and transmitter nable control inputs.

**Dual Charge-Pump Voltage Converter** he MAX220–MAX249 have two internal charge-pumps hat convert +5V to  $\pm 10V$  (unloaded) for RS-232 driver peration. The first converter uses capacitor C1 to doule the +5V input to  $\pm 10V$  on C3 at the V+ output. The econd converter uses capacitor C2 to invert  $\pm 10V$  to 10V on C4 at the V- output.

small amount of power may be drawn from the +10V V+) and -10V (V-) outputs to power external circuitry see the *Typical Operating Characteristics* section), except on the MAX225 and MAX245–MAX247, where here pins are not available. V+ and V- are not regulated, o the output voltage drops with increasing load current. To not load V+ and V- to a point that violates the minimum  $\pm$ 5V EIA/TIA-232E driver output voltage when ourcing current from V+ and V- to external circuitry.

Vhen using the shutdown feature in the MAX222, AAX225, MAX230, MAX235, MAX236, MAX240, AAX241, and MAX245–MAX249, avoid using V+ and Vo power external circuitry. When these parts are shut town, V- falls to 0V, and V+ falls to +5V. For applications where a +10V external supply is applied to the V+ in (instead of using the internal charge pump to genarate +10V), the C1 capacitor must not be installed and the SHDN pin must be tied to Vcc. This is because V+ is internally connected to Vcc in shutdown mode.

#### **RS-232** Drivers

he typical driver output voltage swing is ±8V when baded with a nominal 5kΩ RS-232 receiver and V<sub>CC</sub> = -5V. Output swing is guaranteed to meet the EIA/TIA-232E and V.28 specification, which calls for ±5V mininum driver output levels under worst-case conditions. These include a minimum 3kΩ load, V<sub>CC</sub> = +4.5V, and naximum operating temperature. Unloaded driver outbut voltage ranges from (V+ -1.3V) to (V- +0.5V).

nput thresholds are both TTL and CMOS compatible. The inputs of unused drivers can be left unconnected since 400kΩ input pull-up resistors to V<sub>CC</sub> are built in except for the MAX220). The pull-up resistors force the sutputs of unused drivers low because all drivers invert. The internal input pull-up resistors typically source 12µA, except in shutdown mode where the pull-ups are disabled. Driver outputs turn off and enter a high-impedance state—where leakage current is typically nicroamperes (maximum 25µA)—when in shutdown mode, in three-state mode, or when device power is removed. Outputs can be driven to  $\pm 15V$ . The power-supply current typically drops to 8µA in shutdown mode. The MAX220 does not have pull-up resistors to force the outputs of the unused drivers low. Connect unused inputs to GND or V<sub>CC</sub>.

The MAX239 has a receiver three-state control line, and the MAX223, MAX225, MAX235, MAX236, MAX240, and MAX241 have both a receiver three-state control line and a low-power shutdown control. Table 2 shows the effects of the shutdown control and receiver threestate control on the receiver outputs.

The receiver TTL/CMOS outputs are in a high-impedance, three-state mode whenever the three-state enable line is high (for the MAX225/MAX235/MAX236/MAX239– MAX241), and are also high-impedance whenever the shutdown control line is high.

When in low-power shutdown mode, the driver outputs are turned off and their leakage current is less than 1µA with the driver output pulled to ground. The driver output leakage remains less than 1µA, even if the transmitter output is backdriven between 0V and (V<sub>CC</sub> + 6V). Below -0.5V, the transmitter is diode clamped to ground with 1k $\Omega$  series impedance. The transmitter is also zener clamped to approximately V<sub>CC</sub> + 6V, with a series impedance of 1k $\Omega$ .

The driver output slew rate is limited to less than  $30V/\mu$ s as required by the EIA/TIA-232E and V.28 specifications. Typical slew rates are  $24V/\mu$ s unloaded and  $10V/\mu$ s loaded with  $3\Omega$  and 2500 pF.

#### **RS-232 Receivers**

EIA/TIA-232E and V.28 specifications define a voltage level greater than 3V as a logic 0, so all receivers invert. Input thresholds are set at 0.8V and 2.4V, so receivers respond to TTL level inputs as well as EIA/TIA-232E and V.28 levels.

The receiver inputs withstand an input overvoltage up to  $\pm 25V$  and provide input terminating resistors with

PART	SHDN	SHDN	EN	ÊN(R)	RECEIVERS
MAX223		Low High High	X Low High	—	High Impedance Active High Impedance
MAX225	-			Low High	High Impedance Active
MAX235 MAX236 MAX240	Low Low High		_	Low High X	High Impedance Active High Impedance



iominal  $5k\Omega$  values. The receivers implement Type 1 interpretation of the fault conditions of V.28 and :IA/TIA-232E.

he receiver input hysteresis is typically 0.5V with a juaranteed minimum of 0.2V. This produces clear outout transitions with slow-moving input signals, even vith moderate amounts of noise and ringing. The eceiver propagation delay is typically 600ns and is ndependent of input swing direction.

#### **Low-Power Receive Mode**

he low-power receive-mode feature of the MAX223, AAX242, and MAX245-MAX249 puts the IC into shutlown mode but still allows it to receive information. This s important for applications where systems are periodially awakened to look for activity. Using low-power eceive mode, the system can still receive a signal that vill activate it on command and prepare it for communiation at faster data rates. This operation conserves system power.

#### Negative Threshold—MAX243

The MAX243 is pin compatible with the MAX232A, differng only in that RS-232 cable fault protection is removed on one of the two receiver inputs. This means that control ines such as CTS and RTS can either be driven or left loating without interrupting communication. Different cables are not needed to interface with different pieces of equipment.

The input threshold of the receiver without cable fault protection is -0.8V rather than +1.4V. Its output goes positive only if the input is connected to a control line hat is actively driven negative. If not driven, it defaults o the 0 or "OK to send" state. Normally, the MAX243's other receiver (+1.4V threshold) is used for the data line TD or RD), while the negative threshold receiver is connected to the control line (DTR, DTS, CTS, RTS, etc.).

Other members of the RS-232 family implement the optional cable fault protection as specified by EIA/TIA-232E specifications. This means a receiver output goes high whenever its input is driven negative, left floating, or shorted to ground. The high output tells the serial communications IC to stop sending data. To avoid this, he control lines must either be driven or connected with jumpers to an appropriate positive voltage level.

#### Shutdown---MAX222--MAX242

On the MAX222, MAX235, MAX236, MAX240, and MAX241, all receivers are disabled during shutdown. On the MAX223 and MAX242, two receivers continue to operate in a reduced power mode when the chip is in shutdown. Under these conditions, the propagation delay increases to about 2.5µs for a high-to-low input transition. When in shutdown, the receiver acts as a CMOS inverter with no hysteresis. The MAX223 and MAX242 also have a receiver output enable input (EN for the MAX242 and EN for the MAX223) that allows receiver output control independent of SHDN (SHDN for MAX241). With all other devices, SHDN (SHDN for MAX241) also disables the receiver outputs.

The MAX225 provides five transmitters and five receivers, while the MAX245 provides ten receivers and eight transmitters. Both devices have separate receiver and transmitter-enable controls. The charge pumps turn off and the devices shut down when a logic high is applied to the ENT input. In this state, the supply current drops to less than 25µA and the receivers continue to operate in a low-power receive mode. Driver outputs enter a high-impedance state (three-state mode). On the MAX225, all five receivers are controlled by the ENR input. On the MAX245, eight of the receiver outputs are controlled by the ENR input. On the MAX245, eight of the receiver outputs are controlled by the ENR input, while the remaining two receivers (RA5 and RB5) are always active. RA1-RA4 and RB1-RB4 are put in a three-state mode when ENR is a logic high.

#### Receiver and Transmitter Enable Control Inputs

The MAX225 and MAX245–MAX249 feature transmitter and receiver enable controls.

The receivers have three modes of operation: full-speed receive (normal active), three-state (disabled), and lowpower receive (enabled receivers continue to function at lower data rates). The receiver enable inputs control the full-speed receive and three-state modes. The transmitters have two modes of operation: full-speed transmit (normal active) and three-state (disabled). The transmitter enable inputs also control the shutdown mode. The device enters shutdown mode when all transmitters are disabled. Enabled receivers function in the low-power receive mode when in shutdown.

MIXIM
## +5V-Powered, Multichannel RS-232 Drivers/Receivers

ables 1a-1d define the control states. The MAX244 as no control pins and is not included in these tables.

he MAX246 has ten receivers and eight drivers with vo control pins, each controlling one side of the evice. A logic high at the A-side control input (ENA) auses the four A-side receivers and drivers to go into three-state mode. Similarly, the B-side control input ENB) causes the four B-side drivers and receivers to o into a three-state mode. As in the MAX245, one Aide and one B-side receiver (RA5 and RB5) remain ctive at all times. The entire device is put into shutown mode when both the A and B sides are disabled ENB = +5V).

he MAX247 provides nine receivers and eight drivers ith four control pins. The ENRA and ENRB receiver nable inputs each control four receiver outputs. The NTA and ENTB transmitter enable inputs each control our drivers. The ninth receiver (RB5) is always active. he device enters shutdown mode with a logic high on oth ENTA and ENTB.

he MAX248 provides eight receivers and eight drivers ith four control pins. The ENRA and ENRB receiver nable inputs each control four receiver outputs. The INTA and ENTB transmitter enable inputs control four Irivers each. This part does not have an always-active sceiver. The device enters shutdown mode and transnitters go into a three-state mode with a logic high on oth ENTA and ENTB. The MAX249 provides ten receivers and six drivers with four control pins. The ENRA and ENRB receiver enable inputs each control five receiver outputs. The ENTA and ENTB transmitter enable inputs control three drivers each. There is no always-active receiver. The device enters shutdown mode and transmitters go into a three-state mode with a logic high on both ENTA and ENTB. In shutdown mode, active receivers operate in a low-power receive mode at data rates up to 20kbits/sec.

## **Applications Information**

Figures 5 through 25 show pin configurations and typical operating circuits. In applications that are sensitive to power-supply noise, VCC should be decoupled to ground with a capacitor of the same value as C1 and C2 connected as close as possible to the device.

**WIXIW** 

## +5V-Powered, Multichannel RS-232 Drivers/Receivers



Figure 5. MAX220/MAX232/MAX232A Pin Configuration and Typical Operating Circuit



Figure 6. MAX222/MAX242 Pin Configurations and Typical Operating Circuit



17

MAX220-MAX249