Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

Improvised Reliability Tool for Fault Tolerance Computation

Agamamedov, Akmurat (2014) Improvised Reliability Tool for Fault Tolerance Computation. Universiti Teknologi PETRONAS. (Unpublished)

[img]
Preview
PDF
Download (1408Kb) | Preview

Abstract

As a size of CMOS transistors in electronic circuits reduced, certainly, the reliability of circuit will decrease as well. Therefore, during designing stage measuring reliability becomes important subject as it will save time and cost of manufacturing. In current literature several reliability models are available. From these models Probabilistic Transfer Matrix (PTM) model gives results more quicker and more accurate compare to others. But these tools measures circuit reliability on manual basis. This project aims to generalize PTM model by creating a tool using Matlab programming language that will measure reliability on Auto-basis. For circuits reliability computation user need to provide netlist of circuit in the form of Gate Sequence Matrix (GSM), Circuit Specification Matrix (CSM) and Gate Location Matrix (GLM). Number of inputs, number of outputs, types of logic gates, their interconnection and layout of logic gates in the circuit described in the netlist of circuit. Reliability tool measures circuit performance in a short period of time compare to conventional manual calculations. Several benchmark test circuits such as C17, Full Adder and 2-4 Decoder simulated in order to calculate reliability of the circuit.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Design
Subject: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 2053 not found.
Date Deposited: 10 Oct 2014 11:06
Last Modified: 25 Jan 2017 09:37
URI: http://utpedia.utp.edu.my/id/eprint/14238

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...