Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

STUDY OF HIGH FREQUENCY RESONANT GATE DRIVER FOR ZERO VOLTAGE SWITCHED SYNCHRONOUS RECTIFIER BUCK CONVERTER (ZVS-SRBC) CIRCUIT

YAHAYA, NOR ZAIHAR (2011) STUDY OF HIGH FREQUENCY RESONANT GATE DRIVER FOR ZERO VOLTAGE SWITCHED SYNCHRONOUS RECTIFIER BUCK CONVERTER (ZVS-SRBC) CIRCUIT. PhD thesis, UNIVERSITI TEKNOLOGI PETRONAS.

[img]
Preview
PDF
Download (2416Kb) | Preview

Abstract

In this work, a new Synchronous Rectifier Buck Converter (SRBC) circuit is proposed that reduces low switching and conduction losses. Moreover, the Miller effect has also been reduced. The limitations of existing single-channel resonant gate driver (S-CRGD) is studied to determine the optimized parameter values in terms of duty cycle, dead time and resonant inductance. The findings result in designing the new SRBC circuit’s symmetrical dual-channel resonant gate drive (D-CRGD). The aim is to generate low switching and gate drive losses by operating in Zero Voltage Switching (ZVS) and lower on-state drain voltage conditions. It is found that the SRBC can operate effectively at 1 MHz compared to the conventional SRBC in solving the issues of dead time and effect of switching frequency. Experimental results are presented to validate the analysis of the proposed design procedure and to demonstrate the performance of the proposed approach. In addition, several gate drive control schemes such as Fixed Dead Time (FDT), Adaptive Gate Drive (AGD) and Predictive Gate Drive (PGD) have been simulated and the results show that FDT can operate SRBC correctly with shorter dead time and eventually reduce body diode conduction loss. Even though FDT is prone to cross-conduction effect, the design stage is simple. Apart from this, AGD and PGD control schemes have also shown high level of efficiency. However, AGD generates more losses which makes PGD preferable in achieving a highly efficient converter although there are advantages in FDT scheme.

Item Type: Thesis (PhD)
Subject: UNSPECIFIED
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 5 not found.
Date Deposited: 05 Jun 2012 11:41
Last Modified: 25 Jan 2017 09:42
URI: http://utpedia.utp.edu.my/id/eprint/3061

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...