Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

Comparitive Study On Multiplier Algorithms using Verilog HDL

MOHD SAPLI, NUR SY AHADAH (2008) Comparitive Study On Multiplier Algorithms using Verilog HDL. Universiti Teknologi Petronas. (Unpublished)

[img] PDF
Download (5Mb)

Abstract

Multipliers are used in many applications especially in computers. A personal computer (PC) utilizes multipliers to perform calculations. Thus, having a multiplier with great speed will definitely boost the performance of a PC. Based on this, the purpose of the Final Year Project is to perform a comparison study on multiplier algorithms using Verilog HDL. Four multipliers have been selected to be the subject of study. The multipliers are Ripple Carry multiplier, Carry Save multiplier, Wallace multiplier and finally the Dadda multiplier. The propagation delay of each multiplier is determined to check their performance in terms of speed. The outcome of this project has showed that, among these four multipliers, Carry Save multiplier has exhibited the smallest amount of propagation. Therefore, it is the fastest multiplier out of the four that are studied whereas Dadda multiplier shows the least number of logic elements used up until 6-bit multiplication process.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Microelectronics - Device Characterisation
Subject: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 2053 not found.
Date Deposited: 30 Sep 2013 16:55
Last Modified: 25 Jan 2017 09:45
URI: http://utpedia.utp.edu.my/id/eprint/7841

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...