Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

Performance comparison of radix-based multiplier designs

KELLY SUET SWEE, LIEW (2012) Performance comparison of radix-based multiplier designs. Universii Teknologi Petronas. (Unpublished)

[img] PDF
Download (2698Kb)


Fast multiplication is used to replace the conventional multiplier to increase the performance and efficiency of the multiplier since multipliers are becoming more important in Digital Signal Processing. Multipliers designed in this project were the Radix-based Multiplier inclusive of Radix-2, Radix-4, Radix-8, Radix-16 and Radix-32 Booth Encoding multipliers. These Radixbased multipliers are able to increase the compression time, contribute to a great savings in silicon area and also the number of stages to be added that is known as speed. The speed and the partial products in these Radix-based multipliers reduced significantly compared to the common addition and shift multiplication. In this Final Year Project, the Radix-based Booth Encoding multipliers were designed, logic simulation was conducted and logic synthesize was performed to obtain the area and timing. The relative performance of each multiplier was compared to determine the suitable type of Digital Signal Processing applications in terms of its speed and area performances. The Project began by defming the problem statement and identifying the objectives and outcomes of the project. Next, the Radix-based multipliers were designed using Verilog Hardware Description Language. It was then logic simulated using Modelsim, simulation software produced by Mentor Graphics to verify the multiplier designs created. Then, the designs were synthesized in Leonardo Spectrum to obtain the performance parameters such as area and timing of the Radix-based multipliers. The synthesis process was done by synthesizing it in TSMC 0.35-microns ASIC standard cell library. An analysis of the performance obtained were then compared in order to determine whi~h type of Radix-based multipliers give better results in different aspects of performances. The performance of Radix-based designs will then be compared to the five other multiplier designs performances created previously by Chris Lee inclusive of Array, Wallace, Dadda and ReducedArea multipliers. The Project ended with a conclusion and recommendations.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Design
Subject: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 2053 not found.
Date Deposited: 09 Oct 2013 11:07
Last Modified: 25 Jan 2017 09:41
URI: http://utpedia.utp.edu.my/id/eprint/8315

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...