Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

DOWNSCALING OF 0.25|iM TO O.ttpM NMOS USING SILVACO SOFTWARE WITH DIFFERENT SUBMICRON TECHNOLOGY

MOHD SUPIAN, NORLIZA (2007) DOWNSCALING OF 0.25|iM TO O.ttpM NMOS USING SILVACO SOFTWARE WITH DIFFERENT SUBMICRON TECHNOLOGY. Universiti Teknologi PETRONAS. (Unpublished)

[img] PDF
Download (2221Kb)

Abstract

For the last three decades, MOS device technologies have been improved due to downscaling. It consumes less power, have shorter delay and occupy less space. The CMOS comprises of p-type and n-type, has become the main growth of miniaturization microelectronics industry. In this project, ATHENA andATLAS are simulators used with the objective to downscale 0.25um to 0.13um NMOS using two different recipes and to obtain its electrical characteristic. Ascaling factor, a of 1.923 is utilized. Three factors are investigated; the gate length (Lg), gate oxide thickness (U) and threshold voltage (Vth) adjust implant. The parameters evaluated include W, Vth and saturation current (WO as well as ID-VD, Id-Vg and subthreshold current (St) curve. After downscaling to 0.13um, both recipes haveWvalues of3.36nm while the Vth obtain are 0.31V and 0.37V respectively. The W value is 343uA/um and 519uA/um while the St is 65mV/dec and 128mV/dec respectively. Each recipe has its own drawback. First recipe has lower Id^ and lower St while second recipe has higher IDsat and higher St Higher W means the device can perform at taster speed while lower St. shows the device has good turn-off characteristics. Overall, the electrical parameters obtained are agreeable with ITRS requirement and other reported works except for the result ofW This could be due to the direct scaling. Other parameters such as St could not be compared as itis confidential to the public.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Analogue Electronics - Yield Analysis
Subject: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 2053 not found.
Date Deposited: 23 Oct 2013 09:33
Last Modified: 25 Jan 2017 09:45
URI: http://utpedia.utp.edu.my/id/eprint/9509

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...