Welcome To UTPedia

We would like to introduce you, the new knowledge repository product called UTPedia. The UTP Electronic and Digital Intellectual Asset. It stores digitized version of thesis, dissertation, final year project reports and past year examination questions.

Browse content of UTPedia using Year, Subject, Department and Author and Search for required document using Searching facilities included in UTPedia. UTPedia with full text are accessible for all registered users, whereas only the physical information and metadata can be retrieved by public users. UTPedia collaborating and connecting peoples with university’s intellectual works from anywhere.

Disclaimer - Universiti Teknologi PETRONAS shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.Best viewed using Mozilla Firefox 3 or IE 7 with resolution 1024 x 768.

Behavioural Codes of Clock Integrated Circuit

Dan, Mohammad Rafi (2007) Behavioural Codes of Clock Integrated Circuit. Universiti Teknologi PETRONAS. (Unpublished)

[img] PDF
Download (959Kb)

Abstract

We are now submerging into a world where big-board-circuits been replaced by integrated circuits. So to goes into this race, I had been given a task to develop a Very-Large-Scale Integrated (VLSI) Circuit that is capable to run and display a real clock on various displays such as computer monitor or any specific display. This built I.C. will receive a clock signal wave from a wide range of frequencies and able to compute exact time up to milliseconds. It shall able not just to display correct local time and date but also can be reset and display time and date for various locality. The first important step is to master and develop the behavioural code of this clock system. There are two choices of codes, which are Verilog and Verilog Hardware Description Language (VHDL). Only then this develop system will be implemented to the Field Programmable Gate Array (FPGA). A FPGA is a semiconductor device containing programmable interconnections. This FPGA should be connected to a computer clock simulator and run the Clock Integrated Circuit built.

Item Type: Final Year Project
Academic Subject : Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Test and Reliablity
Subject: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Engineering > Electrical and Electronic
Depositing User: Users 2053 not found.
Date Deposited: 24 Oct 2013 14:46
Last Modified: 25 Jan 2017 09:45
URI: http://utpedia.utp.edu.my/id/eprint/9674

Actions (login required)

View Item View Item

Document Downloads

More statistics for this item...