AUTOMATED WRAPPER DESIGN FOR ISCAS ’89 BENCHMARK CIRCUITS

MOHAMED IBRAHIM, MUHAMMAD ILIAS BIN (2012) AUTOMATED WRAPPER DESIGN FOR ISCAS ’89 BENCHMARK CIRCUITS. [Final Year Project]

[thumbnail of 12389_FYP_FINAL_REPORT_MAY_2012.pdf]
Preview
PDF
12389_FYP_FINAL_REPORT_MAY_2012.pdf

Download (1MB)

Abstract

System-on-chip (SOC) enables the reuse of existing IP blocks in a system, thereby making it possible to design complex systems within a short period of time. With the complexity of the design comes the problem of testing the SOC. A typical SOC can integrate many modules, therefore making it difficult to test these individual modules by accessing from the primary interfaces of the chip. To aleviate this test access issue for SOC‟s, the IEEE 1500 standard has been introduced. There are commercial tools from main EDA players such as Synopsys that can help with the insertion of the IEEE 1500 wrapper. However, most researchers have no access to the expensive tool. Even if they do, the tools are protected so they do not allow researchers access to the internal features to explore potential enhancements. There is no open source tools that can assist test researchers with the 1500 wrapper insertion.
In this thesis, we illustrate our effort at automating the IEEE 1500 wrapper insertion. The design of the IEEE 1500 wrapper is done in Verilog and the automation is done using the Perl scripting language. The inserted wrapper modules are validated and an efficient approach of executing wrapper external tests is also illustrated in this thesis.

Item Type: Final Year Project
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE: Engineering > Electrical and Electronic
Depositing User: Users 1278 not found.
Date Deposited: 02 Oct 2012 16:00
Last Modified: 25 Jan 2017 09:40
URI: http://utpedia.utp.edu.my/id/eprint/3764

Actions (login required)

View Item
View Item